A 60ns 1Mb Pseudo Static RAM with High Speed Modes

A 1Mb Pseudo Static RAM has been fabricated using 1.3¿m n-well CMOS technology. For ease of use, three kinds of high speed modes: static column, page, and serial mode are realized on the same chip controlled by timing relations. Improvement of the Vbb generator circuits and refresh timer allows for battery back up operation. A typical CE access time of 60ns is achieved. Operating and standby current are 35mA at 190ns cycle time and 10¿A, respectively. Operating current in self refresh mode is less than 100¿A.

[1]  H. Kawamoto,et al.  A 20ns static column 1Mb DRAM in CMOS technology , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Ryo Nagai,et al.  A 256K Pseudo Static RAM with High Speed Access Mode , 1985, ESSCIRC '85: 11th European Solid-State Circuits Conference.