Fast power-efficient circuit-block switch-off scheme
暂无分享,去创建一个
A methodology is proposed for glitch-free power switching of unused circuit blocks in leakage dominated deep-submicrometre technologies. With respect to conventional non-glitch-free approaches, significantly faster settling time and lower power consumption during the activation of the block are obtained.
[1] Shin'ichiro Mutoh,et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.
[2] T. Sakurai,et al. A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current , 2000, IEEE Journal of Solid-State Circuits.