FPGA based on-line complex-number multipliers

This paper proposes two topologies of radix-2 complex-number multipliers based on distributed arithmetic and the redundant signed-digit representation. The advantage of this approach is twofold: the distributed arithmetic reduces the hardware requirements respect to direct implementation of the complex-number multiplication, and the redundant number system avoids the carry-propagation and allows computing on-line the digits. Two Radix-2 architectures are presented. These multipliers have been implemented on FPGA and an optimum mapping is proposed. The presented circuits have been compared to other complex-number multipliers leading to more efficient area-time structures and a lower latency.

[1]  Gilles Privat,et al.  A novel class of serial-parallel redundant signed-digit multipliers , 1990, IEEE International Symposium on Circuits and Systems.

[2]  R. McIlhenny,et al.  On-line algorithms for complex number arithmetic , 1998, Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284).

[3]  Gerhard Fettweis,et al.  The digital front-end of software radio terminals , 1999, IEEE Wirel. Commun..

[4]  J. Valls,et al.  Efficient complex-number multipliers mapped on FPGA , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[5]  He Du,et al.  A complex-number multiplier using radix-4 digits , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.

[6]  Stewart Smith,et al.  Serial-Data Computation , 1987 .

[7]  Algirdas Avizienis,et al.  Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..

[8]  Bede Liu,et al.  A new hardware realization of digital filters , 1974 .

[9]  Takafumi Aoki,et al.  Redundant complex number arithmetic for high-speed signal processing , 1995, VLSI Signal Processing, VIII.

[10]  Mark Cummings,et al.  FPGA in the software radio , 1999, IEEE Commun. Mag..