Linearity improvement of gain enhanced op-amp using cross-coupled architecture

A novel design structure for high gain linearized operational amplifier using cross coupled differential pair is presented in the current article. This proposed circuit exhibits an improved linearity along with the improved high gain. Cross coupled differential amplifier along with positive feedback has been explicated here for linearity improvement and gain enhancement respectively. An intermediate stage has also been introduced to generate the difference signal as the use of positive feedback in conventional differential amplifier leads to unbalance. Utility of all the parameters like less supply voltage, low power consumption, least possible inaccuracy have been considered while designing. A complete analysis of the circuit is done and described in the present paper which demonstrates how the targeted results are achieved. Circuit performance in the presence of parasitic has also been analyzed. On the other hand, Monte Carlo analysis and harmonic distortion analysis at variable supply voltage and different frequency have also been done. The proposed circuit is implemented in Cadence virtuoso analog and digital design environment using 0.18 μm CMOS technology and analyzed with the assistance of tools from Mentor Graphics. The proposed circuit resides in an active area of 25.96 μm × 27.14 μm and guzzles power of 221 μW. A gain of 124 dB, 307 MHz unity gain bandwidth and a phase margin of 69° have been reported. On the other hand, at 1 V along with 1 kHz frequency, − 74.7 dB distortion has been observed with total harmonic distortion analysis. The high bandwidth reported in the analysis allows the proposed circuit to work for high speed applications whereas high gain makes the circuit applicable in almost every field. The active area of pad-limited chip is found to be 0.96 mm2.

[1]  Edgar Sánchez-Sinencio,et al.  Frequency-dependent harmonic-distortion analysis of a linearized cross-coupled CMOS OTA and its application to OTA-C filters , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Andrea Pugliese,et al.  Class-AB output stage design for high-speed three-stage op-amps , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[3]  Vijay Nath,et al.  An ultra-low power high-performance CMOS temperature sensor with an inaccuracy of − 0.3 °C/ + 0.1 °C for aerospace applications , 2018 .

[4]  Ramesh Harjani,et al.  Partial positive feedback for gain enhancement of low-power CMOS otas , 1995 .

[5]  Edgar Sánchez-Sinencio,et al.  Robust highly linear high-frequency CMOS OTA with IM3 below - 70 dB at 26 MHz , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Vijay Nath,et al.  An Ultra Low Power CMOS RF Front-End-Based LNA and Mixer for GPS Application , 2018 .

[7]  P. R. Gray,et al.  A positive-feedback transconductance amplifier with applications to high-frequency, high-Q CMOS switched-capacitor filters , 1988 .

[8]  Khayrollah Hadidi,et al.  An enhanced folded cascode Op-Amp using positive feedback and bulk amplification in 0.35 μm CMOS process , 2011 .

[9]  H. Voorman,et al.  Tunable high-frequency Gm-C filters , 2000, IEEE Journal of Solid-State Circuits.

[10]  Ko-chi Kuo,et al.  A linear MOS transconductor using source degeneration and adaptive biasing , 2001 .

[11]  Franco Maloberti,et al.  Slew-rate and gain enhancement in two stage operational amplifiers , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[12]  Gaetano Palumbo,et al.  Low-Power Class-AB CMOS Voltage Feedback Current Operational Amplifier With Tunable Gain and Bandwidth , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Ashok Nedungadi,et al.  Design of linear CMOS transconductance elements , 1984 .

[14]  Randall L. Geiger,et al.  Positive feedback gain-enhancement techniques for amplifier design , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[15]  Z. Czarnul,et al.  MOS transconductors and integrators with high linearity , 1986 .

[16]  Vijay Nath,et al.  Ultra high gain CMOS Op-Amp design using self-cascoding and positive feedback , 2017 .

[17]  Michiel Steyaert,et al.  A large-signal very low-distortion transconductor for high-frequency continuous-time filters , 1991 .

[18]  Terri S. Fiez,et al.  A CMOS transconductor with 80-dB SFDR up to 10 MHz , 2002 .

[19]  Mohammad Taherzadeh-Sani,et al.  A 1-V Process-Insensitive Current-Scalable Two-Stage Opamp With Enhanced DC Gain and Settling Behavior in 65-nm Digital CMOS , 2011, IEEE Journal of Solid-State Circuits.

[20]  José Silva-Martínez,et al.  OTA linearity enhancement technique for high frequency applications with IM3 below -65 dB , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[22]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .