Staircase-down SET programming approach for phase-change memories

This paper presents a staircase-down SET programming technique for phase-change memories (PCMs). The proposed programming approach allows compensating for spreads in cell physical parameters and obtaining adequately narrow cell distributions, which results in improved read margin. The cell programming curve is experimentally evaluated and discussed. The effectiveness of the proposed technique is demonstrated by comparing cell distributions obtained on an 8-Mb bipolar junction transistor (BJT)-selected PCM demonstrator by means of a conventional SET box pulse and a staircase-down SET pulse, respectively.

[1]  Guido Torelli,et al.  SET and RESET pulse characterization in BJT-selected phase-change memories , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[2]  R. Quinn,et al.  Chalcogenide-based non-volatile memory technology , 2001, 2001 IEEE Aerospace Conference Proceedings (Cat. No.01TH8542).

[3]  S. Hudgens,et al.  Nonvolatile, high density, high performance phase-change memory , 2000, 2000 IEEE Aerospace Conference. Proceedings (Cat. No.00TH8484).

[4]  T. Lowrey,et al.  Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[5]  R. Bez,et al.  An 8Mb demonstrator for high-density 1.8V Phase-Change Memories , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[6]  G. Torelli,et al.  An improved method for programming a word-erasable EEPROM , 1983 .

[7]  B. Vajdic,et al.  A 90-ns one-million erase/program cycle 1-Mbit flash memory , 1989 .

[8]  S. Lai,et al.  OUM - A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[9]  F. Pellizzer,et al.  Novel /spl mu/trench phase-change memory cell for embedded and stand-alone non-volatile memory applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[10]  Kinam Kim,et al.  Enhanced write performance of a 64 Mb phase-change random access memory , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[11]  Jean-Raymond Abrial,et al.  On B , 1998, B.