Architecture Support for Dynamic Integrity Checking
暂无分享,去创建一个
[1] Donald Yeung,et al. BioBench: A Benchmark Suite of Bioinformatics Applications , 2005, IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005..
[2] Gabriel H. Loh,et al. Zesto: A cycle-level simulator for highly detailed microarchitecture exploration , 2009, 2009 IEEE International Symposium on Performance Analysis of Systems and Software.
[3] G. Edward Suh,et al. Design and implementation of the AEGIS single-chip secure processor using physical random functions , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).
[4] Robert H. Deng,et al. Remote attestation on program execution , 2008, STC '08.
[5] Quinn Jacobson,et al. Trace processors , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[6] Amirali Baniasadi,et al. Exploiting program cyclic behavior to reduce memory latency in embedded processors , 2008, SAC '08.
[7] Ariel J. Feldman,et al. Lest we remember: cold-boot attacks on encryption keys , 2008, CACM.
[8] A. One,et al. Smashing The Stack For Fun And Profit , 1996 .
[9] Darko Kirovski,et al. A Hardware-Software Platform for Intrusion Prevention , 2004, 37th International Symposium on Microarchitecture (MICRO-37'04).
[10] G. Edward Suh,et al. Caches and hash trees for efficient memory integrity verification , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..
[11] Douglas J. Joseph,et al. Prefetching Using Markov Predictors , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.
[12] Zhou Tong,et al. An efficient ASIC implementation of SHA-1 engine for TPM , 2004, The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings..
[13] Alok N. Choudhary,et al. CODESSEAL: Compiler/FPGA Approach to Secure Applications , 2005, ISI.
[14] Michael Burrows,et al. Run-Time Type Checking for Binary Programs , 2003, CC.
[15] Dan Boneh,et al. Architectural support for copy and tamper resistant software , 2000, SIGP.
[16] Jean-Loup Baer,et al. Effective Hardware Based Data Prefetching for High-Performance Processors , 1995, IEEE Trans. Computers.
[17] John Paul Shen,et al. Processor Control Flow Monitoring Using Signatured Instruction Streams , 1987, IEEE Transactions on Computers.
[18] Calton Pu,et al. Buffer overflows: attacks and defenses for the vulnerability of the decade , 2000, Foundations of Intrusion Tolerant Systems, 2003 [Organically Assured and Survivable Information Systems].
[19] Ruby B. Lee,et al. Runtime execution monitoring (REM) to detect and prevent malicious code execution , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..
[20] Jean-Loup Baer,et al. A performance study of software and hardware data prefetching schemes , 1994, ISCA '94.
[21] Stavros Christodoulakis,et al. A Comprehensive Analytical Performance Model for Disk Devices under Random Workloads , 2002, IEEE Trans. Knowl. Data Eng..
[22] Brad Calder,et al. Phase tracking and prediction , 2003, ISCA '03.
[23] Miodrag Potkonjak,et al. Enabling trusted software integrity , 2002, ASPLOS X.
[24] Sandhya Dwarkadas,et al. Characterizing and predicting program behavior and its variability , 2003, 2003 12th International Conference on Parallel Architectures and Compilation Techniques.