Voltage Balancing Control of Diode-Clamped Multilevel Converters With Passive Front-Ends

In the previous literature, it has been reported that it is not possible to guarantee the balance of the DC-link capacitor voltages of multilevel three-phase diode-clamped DC-AC converters with passive front-ends for high modulation indices, especially for more than three levels. This paper proposes a novel closed-loop control approach capable of guaranteeing such balance for all operating conditions of the converters without the need for additional hardware. Three different phase duty-ratio perturbation schemes are proposed. They are compared through simulation for the case of a four-level three-phase diode-clamped DC-AC converter operated with a virtual-vector-based modulation. The most simple and effective perturbation scheme, only requiring the sensing of all DC-link capacitor voltages, is tested experimentally in the same four-level converter. The results demonstrate the feasibility of guaranteeing the dc-link capacitor voltage balance for all converter operating conditions.

[1]  Lei Hu,et al.  Reconfiguration of carrier-based modulation strategy for fault tolerant multilevel inverters , 2005 .

[2]  Bin Wu,et al.  A Novel Switching Sequence Design for Five-Level NPC/H-Bridge Inverters With Improved Output Voltage Spectrum and Minimized Device Switching Frequency , 2007, IEEE Transactions on Power Electronics.

[3]  A.K. Gupta,et al.  A general space vector PWM algorithm for multilevel inverters, including operation in overmodulation range , 2007, IEEE International Conference on Electric Machines and Drives, 2005..

[4]  D. Boroyevich,et al.  Enhancement of Carrier-Based Modulation Strategies for Multilevel Converters , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[5]  J.I. Leon,et al.  DC-link capacitors voltage balancing in multilevel four-leg diode-clamped converters , 2005, 31st Annual Conference of IEEE Industrial Electronics Society, 2005. IECON 2005..

[6]  Dushan Boroyevich,et al.  Voltage-balance limits in four-level diode-clamped converters with passive front ends , 2005, IEEE Transactions on Industrial Electronics.

[7]  Thomas A. Lipo,et al.  A four level inverter based drive with a passive front end , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[8]  J. Walter,et al.  A New Simplified Multilevel Inverter Topology for DC–AC Conversion , 2006, IEEE Transactions on Power Electronics.

[9]  Vijay Srinivasan,et al.  Modeling and design of a neutral-point voltage regulator for a three-level diode-clamped inverter using multiple-carrier modulation , 2006, IEEE Transactions on Industrial Electronics.

[10]  V.F. Pires,et al.  Narrow Pulse Elimination PWM for Multilevel Digital Audio Power Amplifiers Using Two Cascaded H-Bridges as a Nine-Level Converter , 2007, IEEE Transactions on Power Electronics.

[11]  V. Yousefzadeh,et al.  Three-level buck converter for envelope tracking applications , 2006, IEEE Transactions on Power Electronics.

[12]  Mark Sumner,et al.  Neutral point control for multi-level inverters: theory, design and operational limitations , 1997, IAS '97. Conference Record of the 1997 IEEE Industry Applications Conference Thirty-Second IAS Annual Meeting.

[13]  S. Bernet,et al.  A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications , 2005, IEEE Transactions on Industry Applications.

[14]  A.K. Gupta,et al.  A Space Vector Modulation Scheme to Reduce Common Mode Voltage for Cascaded Multilevel Inverters , 2007, IEEE Transactions on Power Electronics.

[15]  L.M. Tolbert,et al.  Active harmonic elimination for multilevel converters , 2006, IEEE Transactions on Power Electronics.

[16]  E.M. Berkouk,et al.  DC Link Capacitor Voltage Balancing in a Three-Phase Diode Clamped Inverter Controlled by a Direct Space Vector of Line-to-Line Voltages , 2007, IEEE Transactions on Power Electronics.

[17]  Joan Rocabert,et al.  Closed-Loop Control Design for a Three-Level Three-Phase Neutral-Point-Clamped Inverter Using the Optimized Nearest-Three Virtual-Space-Vector Modulation , 2006 .

[18]  Fang Zheng Peng,et al.  Multilevel inverters: a survey of topologies, controls, and applications , 2002, IEEE Trans. Ind. Electron..

[19]  L.M. Tolbert,et al.  Fault Diagnostic System for a Multilevel Inverter Using a Neural Network , 2007, IEEE Transactions on Power Electronics.

[20]  Mark Sumner,et al.  Novel technique for maintaining balanced internal DC link voltages in diode clamped five-level inverters , 1999 .

[21]  Jun Liang,et al.  Modified Phase-Shifted PWM Control for Flying Capacitor Multilevel Converters , 2007, IEEE Transactions on Power Electronics.

[22]  D. Boroyevich,et al.  The nearest three virtual space vector PWM - a modulation for the comprehensive neutral-point balancing in the three-level NPC inverter , 2004, IEEE Power Electronics Letters.

[23]  Mario Marchesoni,et al.  Diode-clamped multilevel converters: a practicable way to balance DC-link voltages , 2002, IEEE Trans. Ind. Electron..

[24]  Thierry Meynard,et al.  Comparative study of multilevel topologies: NPC, multicell inverter and SMC with IGBT , 2002, IEEE 2002 28th Annual Conference of the Industrial Electronics Society. IECON 02.

[25]  G.S. Perantzakis,et al.  A Novel Four-Level Voltage Source Inverter—Influence of Switching Strategies on the Distribution of Power Losses , 2007, IEEE Transactions on Power Electronics.

[26]  R. Bernal,et al.  High performance torque and flux control for multilevel inverter fed induction motors , 2006, IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics.

[27]  C. Rech,et al.  Impact of Hybrid Multilevel Modulation Strategies on Input and Output Harmonic Performances , 2007, IEEE Transactions on Power Electronics.

[28]  V. Agelidis,et al.  On Abolishing Symmetry Requirements in the Formulation of a Five-Level Selective Harmonic Elimination Pulse-Width Modulation Technique , 2006, IEEE Transactions on Power Electronics.

[29]  F.Z. Peng,et al.  Harmonics optimization of the voltage balancing control for multilevel converter/inverter systems , 2004, Conference Record of the 2004 IEEE Industry Applications Conference, 2004. 39th IAS Annual Meeting..

[30]  T.A. Meynard,et al.  Natural Balance of Multicell Converters: The General Case , 2006, IEEE Transactions on Power Electronics.

[31]  Thomas A. Lipo,et al.  A three-level MOSFET inverter for low-power drives , 2004, IEEE Transactions on Industrial Electronics.

[32]  S. Busquets-Monge,et al.  Extension of the Nearest-Three Virtual-Space-Vector PWM to the Four-Level Diode-Clamped dc-ac Converter , 2007, 2007 IEEE Power Electronics Specialists Conference.

[33]  J. M. Leuthen,et al.  Voltage balancing control of diode-clamped multilevel rectifier/inverter systems , 2005, IEEE Transactions on Industry Applications.

[34]  Mario Marchesoni,et al.  Theoretical and practical limits in multilevel MPC inverters with passive front ends , 2001 .

[35]  T.A. Meynard,et al.  Optimal Modulation of Flying Capacitor and Stacked Multicell Converters using a State Machine Decoder , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.