Study of Warpage Evolution and Control for Six-Side Molded WLCSP in Different Packaging Processes

A six-side molded wafer-level chip scale package (mWLCSP) is a novel and attractive packaging method for smart phone applications due to its lower cost, better electrical performance, and higher long-term reliability. Nevertheless, wafer warpage in different manufacturing processes is a significant issue for the six-side mWLCSP. This article focuses on wafer warpage evolution in different packaging processes and the development of control method for the six-side mWLCSP. A quarter wafer-level finite-element (FE) model and a strip-level FE model were established to simulate the actual packaging processes by element birth and death method and restart technology. Both the FE models were proved quite efficient and accurate for warpage prediction compared to the experimental results. The effects of geometric parameters and material parameters on the maximum warpage value were studied based on the two established FE warpage models, and some recommendations were given for warpage optimization. Based on the above studies, an improved manufacturing process flow for the six-side mWLCSP was presented and proved feasible to control the maximum warpage value under 3 mm. It offers an insight work for the development and warpage control of the six-side mWLCSP and other wafer-level molded packages.

[1]  Fengman Liu,et al.  Experimental Verification and Optimization Analysis of Warpage for Panel-Level Fan-Out Package , 2017, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[3]  M. Chen,et al.  Moisture absorption and desorption in wafer level chip scale packages , 2015, Microelectron. Reliab..

[4]  H. Y. Li,et al.  Development of Wafer-Level Warpage and Stress Modeling Methodology and Its Application in Process Optimization for TSV Wafers , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[5]  Curtis Zwenger,et al.  Silicon Wafer Integrated Fan-out Technology , 2015 .

[6]  Jing Wang,et al.  Development of Mold Compounds With Ultralow Coefficient of Thermal Expansion and High Glass Transition Temperature for Fan-Out Wafer-Level Packaging , 2015, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[7]  Li Yang,et al.  Embedded Si Fan Out: A Low Cost Wafer Level Packaging Technology without Molding and De-Bonding Processes , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[8]  Che-Ming Hsu,et al.  Glass Based 3D-IPD Integrated RF ASIC in WLCSP , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[9]  Daniel F. Baldwin,et al.  Design, processing and reliability characterizations of a 3D-WLCSP packaged component , 2009, 2009 59th Electronic Components and Technology Conference.

[10]  Michael Töpper Wafer Level Chip Scale Packaging , 2009 .

[11]  Jerry Li,et al.  Challenges of Ultra-Thin 5 Sides Molded WLCSP , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[12]  Xuejun Fan,et al.  Finite-Element Analysis and Experimental Test for a Capped-Die Flip-Chip Package Design , 2016, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[13]  R. Hagen,et al.  Embedded Wafer Level Ball Grid Array (eWLB) , 2008, 2008 10th Electronics Packaging Technology Conference.

[14]  Daquan Yu,et al.  3D wafer level compression molding process development for image sensor package , 2017, 2017 18th International Conference on Electronic Packaging Technology (ICEPT).

[15]  C. Ko,et al.  Warpage Measurements and Characterizations of Fan-Out Wafer-Level Packaging with Large Chips and Multiple Redistributed Layers , 2018, 2018 IEEE 68th Electronic Components and Technology Conference (ECTC).

[16]  N. Lee,et al.  Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging , 2017, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[17]  P. Garrou,et al.  Wafer level chip scale packaging (WL-CSP): an overview , 2000, ECTC 2000.

[18]  Chueh-An Hsieh,et al.  Fan-out technologies for WiFi SiP module packaging and electrical performance simulation , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[19]  R. Aschenbrenner,et al.  Material and process trends for moving from FOWLP to FOPLP , 2015, 2015 IEEE 17th Electronics Packaging and Technology Conference (EPTC).

[20]  Youngrae Kim,et al.  Wafer warpage analysis of stacked wafers for 3D integration , 2012 .

[21]  Douglas Yu,et al.  InFO (Wafer Level Integrated Fan-Out) Technology , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[22]  Daquan Yu,et al.  Development and reliability study of 3D WLCSP for CMOS image sensor using vertical TSVs with 3:1 aspect ratio , 2017 .

[23]  Cheng Chen,et al.  Warpage Prediction and Optimization for Embedded Silicon Fan-Out Wafer-Level Packaging Based on an Extended Theoretical Model , 2019, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[24]  Daquan Yu,et al.  Integration of CMOS Image Sensor and Microwell Array Using 3-D WLCSP Technology for Biodetector Application , 2019, IEEE Transactions on Components, Packaging and Manufacturing Technology.