Interconnect open defect diagnosis with minimal physical information

We consider the problem of determining the location of open defects in interconnects of deep submicron (DSM) designs. The target defect sites for this work are the vias in interconnects which are known to be defect prone. It is known that in DSM designs below 90 nm technology the circuit parameters may vary widely from nominal or design values and process variations make them less predictable. Thus it becomes necessary to develop methods for locating defect sites without accurate knowledge of circuit parameters. Logic diagnosis which is based on gate level net lists is one such method but the resolution of defect sites obtained by logic diagnosis is considered to be unacceptably low for locating open vias. We investigate a procedure that uses minimal information beyond the net lists and give experimental results to demonstrate the defect resolution obtained using the method. The additional information used by the proposed method is a list of nodes in the neighborhoods of circuit nodes and the circuit layout. Specifically, difficult to determine circuit parameters of manufactured instances of a design such as coupling capacitances between circuit nodes and threshold voltages of gates in the circuit are not needed to use the proposed diagnosis procedure.

[1]  M. Ray Mercer,et al.  Using logic models to predict the detection behavior of statistical timing defects , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[2]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[3]  Kozo Kinoshita,et al.  Fault diagnosis for physical defects of unknown behaviors , 2003, 2003 Test Symposium.

[4]  Srikanth Venkataraman,et al.  A technique for logic fault diagnosis of interconnect open defects , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[5]  Haluk Konuk.  Fault simulation of interconnect opens in digital CMOS circuits , 1997, ICCAD 1997.

[6]  Tracy Larrabee,et al.  Multiplets, models, and the search for meaning: improving per-test fault diagnosis , 2002, Proceedings. International Test Conference.

[7]  Ronald L. Rivest,et al.  Introduction to Algorithms , 1990 .

[8]  Leendert M. Huisman,et al.  Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[9]  Daniel Arumí,et al.  Defective behaviours of resistive opens in interconnect lines , 2005, European Test Symposium (ETS'05).

[10]  S.M. Reddy,et al.  Interconnect Open Defect Diagnosis with Physical Information , 2006, 2006 15th Asian Test Symposium.

[11]  Srikanth Venkataraman,et al.  POIROT: a logic fault diagnosis tool and its applications , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[12]  Kozo Kinoshita,et al.  On per-test fault diagnosis using the X-fault model , 2004, ICCAD 2004.

[13]  R. Rodriguez-Montanes,et al.  Electrical and topological characterization of interconnect open defects , 2005, Proceedings. 2005 IEEE International Workshop on Current and Defect Based Testing, 2005. DBT 2005..

[14]  I. Pomeranz,et al.  On testing of interconnect open defects in combinational logic circuits with stems of large fanout , 2002, Proceedings. International Test Conference.

[15]  Malgorzata Marek-Sadowska,et al.  An efficient and effective methodology on the multiple fault diagnosis , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[16]  R. D. Blanton,et al.  Benchmarking diagnosis algorithms with a diverse set of IC deformations , 2004 .

[17]  Ronald L. Rivest,et al.  Introduction to Algorithms, Second Edition , 2001 .

[18]  Masahiro Takakura,et al.  A persistent diagnostic technique for unstable defects , 2002, Proceedings. International Test Conference.

[19]  Shi-Yu Huang.  Diagnosis of Byzantine open-segment faults [scan testing] , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..

[20]  Tracy Larrabee,et al.  Beyond the byzantine generals: unexpected behavior and bridging fault diagnosis , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[21]  Shi-Yu Huang.  Speeding up the Byzantine fault diagnosis using symbolic simulation , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[22]  Sudhakar M. Reddy,et al.  On methods to improve location based logic diagnosis , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[23]  André Ivanov,et al.  Testing for floating gates defects in CMOS circuits , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).

[24]  Hiroshi Takahashi,et al.  Incremental diagnosis of multiple open-interconnects , 2002, Proceedings. International Test Conference.