A unified approach to the extraction of realistic multiple bridging and break faults

The presented fault model uniquely describes all structural changes in the transistor net list that can be caused by spot defects, including faults that connect more than two nets and faults that break a net into more than two parts. The developed analysis method extracts the complete set of realistic faults from the layout and for each fault computes the probability of occurrence.

[1]  Marcel Jacomet,et al.  Fantestic: towards a powerful fault analysis and test pattern generator for integrated circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[2]  Jeffrey D Ullma.  Computational Aspects of VLSI , 1984 .

[3]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[4]  C. H. Stapper.  Fault simulation programs for integrated-circuit yield estimations , 1989 .

[5]  F. J. Ferguson,et al.  SOME FUTURE DIRECTIONS IN FAULT MODELING AND TEST PATTERN GENERATION RESEARCH , 1992 .

[6]  Duncan M. Walker.  Yield simulation for integrated circuits , 1987 .

[7]  Hua Xue,et al.  A net-oriented method for realistic fault analysis , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[8]  F. Joel Ferguson,et al.  Carafe: an inductive fault analysis tool for CMOS VLSI circuits , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[9]  Jochen A. G. Jess,et al.  Probability analysis for CMOS floating gate faults , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[10]  Charles H. Stapper,et al.  Modeling of Defects in Integrated Circuit Photolithographic Patterns , 1984, IBM J. Res. Dev..

[11]  G. Spiegel.  Fault probabilities in routing channels of VLSI standard cell designs , 1994, Proceedings of IEEE VLSI Test Symposium.

[12]  Charles H. Stapper.  Yield Model for Fault Clusters Within Integrated Circuits , 1984, IBM J. Res. Dev..

[13]  Jochen A. G. Jess,et al.  A net-oriented method for realistic fault analysis , 1993, ICCAD.

[14]  Francesco Corsi,et al.  Critical areas for finite length conductors , 1992 .

[15]  Hans-Joachim Wunderlich,et al.  Simulation results of an efficient defect analysis procedure , 1994, Proceedings., International Test Conference.

[16]  A. P. Stroele,et al.  Optimization of deterministic test sets using an estimation of product quality , 1993, Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS).