Automation of Analog Design Procedures

Advances in VLSI technology nowadays allow the realization of complex circuits and systems. ASIC’s are moving towards the integration of complete systems on one chip, including both digital and analog parts. The use of computer-aided design tools has become indispensable to reduce the design time and cost. But whereas for digital VLSI a lot of design tools, methodologies and architectures have been developed, resulting now in complete digital silicon compilers, the first analog design tools and methodologies are just being introduced [1–7]. Most of the design is still carried out manually by analog experts, deriving simplified circuit expressions by hand and iteratively using numerical circuit simulators (such as SPICE) by trial and error. This explains why the analog part — though relatively small in area — takes more and more of the overall design time and cost of the present mixed analog-digital chips. This is especially true in high-performance applications requiring high frequencies, low noise and low distortion. Besides, due to the hand design and hand layout, errors frequently occur in the small analog section, leading to several reruns.

[1]  Hugo De Man,et al.  SAMURAI: A general and efficient simulated-annealing schedule with fully adaptive annealing parameters , 1988, Integr..

[2]  M. Bon,et al.  Automated design software for switched-capacitor IC's with symbolic simulator SCYMBAL , 1988, DAC '88.

[3]  Georges Gielen,et al.  Symbolic simulation of analog circuits in S- and Z-domain , 1989, IEEE International Symposium on Circuits and Systems,.

[4]  Rob A. Rutenbar,et al.  A Prototype Framework for Knowledge-Based Analog Circuit Synthesis , 1987, DAC 1987.

[5]  Georges Gielen,et al.  ISAAC: a symbolic simulator for analog integrated circuits , 1989, IEEE J. Solid State Circuits.

[6]  Paul Six,et al.  Cameleon, a Process Tolerant Symbolic Layout System , 1987, ESSCIRC '87: 13th European Solid-State Circuits Conference.

[7]  J. Vlach,et al.  Symbolic analysis of analog and digital circuits , 1977 .

[8]  Eric A. Vittoz,et al.  IDAC: an interactive design tool for analog CMOS circuits , 1987 .

[9]  E. Berkcan,et al.  Analog compilation based on successive decompositions , 1988, DAC '88.

[10]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[11]  Stefano Manetti,et al.  SAPEC-a personal computer program for the symbolic analysis of electric circuits , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[12]  Willy Sansen,et al.  A symbolic simulator for analog circuits , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.