Adaptive high performance ΣΔ modulator designs

In this paper, different solutions to the saturation problem of the integrator building block of sigma-delta (SD) modulators are proposed. Saturation causes an error that limits the dynamic input range of SD A/D converters and consequently decreases its SNR. The proposed structure, using a variable gain integrator followed by a non-uniform quantizer as companding, makes the usage of higher input levels to the A/D converter possible. Also with speech signals in which very high and very low signals reside, this architecture performs much better.

[1]  H. V. Sorensen,et al.  An overview of sigma-delta converters , 1996, IEEE Signal Process. Mag..

[2]  Ming-Dou Ker,et al.  ESD protection design for I/O cells with embedded SCR structure as power-rail ESD clamp device in nanoscale CMOS technology , 2005, IEEE Journal of Solid-State Circuits.

[3]  K.R. Laker,et al.  Adaptive integrator-output bounding (AIB) for second order sigma-delta ADC , 2000, WCC 2000 - ICSP 2000. 2000 5th International Conference on Signal Processing Proceedings. 16th World Computer Congress 2000.

[4]  M. Nikolic,et al.  A third order sigma-delta modulator , 2004, 2004 24th International Conference on Microelectronics (IEEE Cat. No.04TH8716).

[5]  E. W. Williams,et al.  Integrated converters : D to A and D architectures, analysis and simulation , 2001 .

[6]  Franco Maloberti,et al.  Op-amp swing reduction in sigma-delta modulators , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[7]  Jae Hoon Shim,et al.  Correction to “ A Third-Order $Sigma Delta $ Modulator in 0.18- $muhboxm$ CMOS With Calibrated Mixed-Mode Integrators” , 2005 .

[8]  Ronan Farrell,et al.  Bounding the integrator outputs of second-order sigma-delta modulators , 1998 .

[9]  Hiroshi Inose,et al.  A unity bit coding method by negative feedback , 1963 .