A 17 mW transmitter and frequency synthesizer for 900 MHz GSM fully integrated in 0.35-/spl mu/m CMOS

We have presented the first fully integrated fractional-N PLL with on-chip VCO and on-chip modulator that meets the GSM specifications for both a receive mode synthesizer and a modulating PLL with 270.83 kbps GMSK data. Power consumption of the PLL is 13 mW in the RX synthesizer mode and 17 mW in the TX modulation mode. The circuit is fully digital, except for the loop filter which carries the analog VCO control voltage.

[1]  M. A. Copeland,et al.  A GMSK modulator using a /spl Delta//spl Sigma/ frequency discriminator-based synthesizer , 2001 .

[2]  E. Hegazi,et al.  23.4 A Filtering Technique to Lower Oscillator Phase Noise , 2008 .

[3]  B. Miller,et al.  A multiple modulator fractional divider , 1991 .

[4]  Asad A. Abidi.  Behavioral modeling of analog and mixed signal IC's: case studies of analog circuit simulation beyond SPICE , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[5]  Taizo Yamawaki,et al.  A CMOS Offset Phase Locked Loop for a GSM Transmitter , 1999 .

[6]  C.S. Vaucher,et al.  A family of low-power truly modular programmable dividers in standard 0.35-/spl mu/m CMOS technology , 2000, IEEE Journal of Solid-State Circuits.

[7]  W. Rhee,et al.  Design of high-performance CMOS charge pumps in phase-locked loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[8]  B.-S. Song,et al.  A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order /spl Delta//spl Sigma/ modulator , 2000, IEEE Journal of Solid-State Circuits.

[9]  Qiuting Huang,et al.  A 20-mA-receive, 55-mA-transmit, single-chip GSM transceiver in 0.25-μm CMOS , 1999, IEEE J. Solid State Circuits.

[10]  Asad A. Abidi,et al.  RF-CMOS oscillators with switched tuning , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[11]  M. A. Copeland,et al.  A simplified continuous phase modulator technique , 1994 .

[12]  Michael H. Perrott.  Techniques for high data rate modulation and low power operation of fractional-N frequency synthesizers , 1997 .

[13]  Li Lin,et al.  A 1.75 GHz highly-integrated narrow-band CMOS transmitter with harmonic-rejection mixers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[14]  A. Abidi,et al.  A 900 MHz dual conversion low-IF GSM receiver in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).