Vertical IP Protection of the Next-Generation Devices: Quo Vadis?

With the advent of 5G and IoT applications, there is a greater thrust in terms of hardware security due to imminent risks caused by high amount of intercommunication between various subsystems. Security gaps in integrated circuits, thus represent high risks for both-the manufacturers and the users of electronic systems. Particularly in the domain of Intellectual Property (IP) protection, there is an urgent need to devise security measures at all levels of abstraction so that we can be one step ahead of any kind of adversarial attacks. This work presents IP protection measures from multiple perspectives-from system-level down to device-level security measures, from discussing various attack methods such as reverse engineering and hardware Trojan insertions to proposing new-age protection measures such as multi-valued logic locking and secure information flow tracking. This special session will give a holistic overview at the current state-of-the-art measures and how well we are prepared for the next generation circuits and systems.

[1]  Luciano Lavagno,et al.  Design and Implementation of a Dynamic Information Flow Tracking Architecture to Secure a RISC-V Core for IoT Applications , 2018, 2018 IEEE High Performance extreme Computing Conference (HPEC).

[2]  Rolf Drechsler,et al.  RISC-V based virtual prototype: An extensible and configurable platform for the system-level , 2020, J. Syst. Archit..

[3]  Rolf Drechsler,et al.  Early SoC security validation by VP-based static information flow analysis , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[4]  Rainer Leupers,et al.  Control-Lock: Securing Processor Cores Against Software-Controlled Hardware Trojans , 2019, ACM Great Lakes Symposium on VLSI.

[5]  Pierre-Emmanuel Gaillardon,et al.  Differential Power Analysis Mitigation Technique Using Three-Independent-Gate Field Effect Transistors , 2018, 2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[6]  David Zhang,et al.  Secure program execution via dynamic information flow tracking , 2004, ASPLOS XI.

[7]  Siddharth Garg,et al.  Logic Locking for Secure Outsourced Chip Fabrication: A New Attack and Provably Secure Defense Mechanism , 2017, ArXiv.

[8]  Siva Satyendra Sahoo,et al.  DiSCERN: Distilling Standard-Cells for Emerging Reconfigurable Nanotechnologies , 2020, 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  Akash Kumar,et al.  Hardware Watermarking Using Polymorphic Inverter Designs Based On Reconfigurable Nanotechnologies , 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[10]  Thomas Mikolajick,et al.  Top-Down Technology for Reconfigurable Nanowire FETs With Symmetric On-Currents , 2017, IEEE Transactions on Nanotechnology.

[11]  Ramesh Karri,et al.  Is Register Transfer Level Locking Secure? , 2020, 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  Michael S. Hsiao,et al.  Hardware Trojan Attacks: Threat Analysis and Countermeasures , 2014, Proceedings of the IEEE.

[13]  Mark Mohammad Tehranipoor,et al.  Comparative Analysis of Hardware Obfuscation for IP Protection , 2017, ACM Great Lakes Symposium on VLSI.

[14]  Akash Kumar,et al.  Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Akash Kumar,et al.  A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[16]  Thomas Mikolajick,et al.  The RFET—a reconfigurable nanowire transistor and its application to novel electronic circuits and systems , 2017 .

[17]  Peng Lin,et al.  A provable key destruction scheme based on memristive crossbar arrays , 2018, Nature Electronics.

[18]  Jeyavijayan Rajendran,et al.  Hardware Security and Trust: Logic Locking as a Design-for-Trust Solution , 2018, The IoT Physical Layer.

[19]  Giovanni V. Resta,et al.  Polarity control in WSe2 double-gate transistors , 2016, Scientific Reports.

[20]  Giovanni De Micheli,et al.  Emerging Technology-Based Design of Primitives for Hardware Security , 2016, JETC.

[21]  Vinay C. Patil,et al.  On Leveraging Multi-threshold FinFETs for Design Obfuscation , 2020, 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[22]  Ramesh Karri,et al.  ASSURE: RTL Locking Against an Untrusted Foundry , 2020, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  S. Ingebrandt,et al.  Label-free detection of single nucleotide polymorphisms utilizing the differential transfer function of field-effect transistors. , 2007, Biosensors & bioelectronics.

[24]  Shaahin Angizi,et al.  Hybrid Polymorphic Logic Gate with 5-Terminal Magnetic Domain Wall Motion Device , 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[25]  S. Ingebrandt,et al.  Top‐down processed silicon nanowire transistor arrays for biosensing , 2009 .

[26]  Christian S. Collberg,et al.  A Taxonomy of Obfuscating Transformations , 1997 .

[27]  Akash Kumar,et al.  Exploiting transistor-level reconfiguration to optimize combinational circuits , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[28]  Ozgur Sinanoglu,et al.  Security Promises and Vulnerabilities in Emerging Reconfigurable Nanotechnology-Based Circuits , 2022, IEEE Transactions on Emerging Topics in Computing.

[29]  Sayak Ray,et al.  Evaluating the security of logic encryption algorithms , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[30]  Dmitri E. Nikonov,et al.  Overview of Beyond-CMOS Devices and a Uniform Methodology for Their Benchmarking , 2013, Proceedings of the IEEE.

[31]  Derek Abbott,et al.  Emerging Physical Unclonable Functions With Nanotechnology , 2016, IEEE Access.

[32]  Rolf Drechsler,et al.  Verification of Embedded Binaries using Coverage-guided Fuzzing with SystemC-based Virtual Prototypes , 2020, ACM Great Lakes Symposium on VLSI.

[33]  Rainer Leupers,et al.  Challenging the Security of Logic Locking Schemes in the Era of Deep Learning: A Neuroevolutionary Approach , 2020, ArXiv.

[34]  Jarrod A. Roy,et al.  EPIC: Ending Piracy of Integrated Circuits , 2008, 2008 Design, Automation and Test in Europe.

[35]  Ramesh Karri,et al.  A Primer on Hardware Security: Models, Methods, and Metrics , 2014, Proceedings of the IEEE.

[36]  S. Ingebrandt,et al.  Biologically sensitive field-effect transistors: from ISFETs to NanoFETs , 2016, Essays in biochemistry.

[37]  Andrei Sabelfeld,et al.  A Perspective on Information-Flow Control , 2012, Software Safety and Security.

[38]  Ozgur Sinanoglu,et al.  Advancing hardware security using polymorphic and stochastic spin-hall effect devices , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[39]  Rolf Drechsler,et al.  Early Concolic Testing of Embedded Binaries with Virtual Prototypes: A RISC-V Case Study* , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).

[40]  J. Knoch,et al.  High-performance carbon nanotube field-effect transistor with tunable polarities , 2005, IEEE Transactions on Nanotechnology.

[41]  Stefan Slesazeck,et al.  Functionality-Enhanced Logic Gate Design Enabled by Symmetrical Reconfigurable Silicon Nanowire Transistors , 2015, IEEE Transactions on Nanotechnology.

[42]  Rainer Leupers,et al.  A secure hardware-software solution based on RISC-V, logic locking and microkernel , 2020, SCOPES.

[43]  Thomas Schuster,et al.  SoCRocket - A virtual platform for the European Space Agency's SoC development , 2014, 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).

[44]  Todd R. Andel,et al.  Functional polymorphism for intellectual property protection , 2016, 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[45]  Peide Ye,et al.  The last silicon transistor: Nanosheet devices could be the final evolutionary step for Moore's Law , 2019, IEEE Spectrum.

[46]  Paul C. Kocher,et al.  Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems , 1996, CRYPTO.

[47]  Rainer Leupers,et al.  Scaling Logic Locking Schemes to Multi-module Hardware Designs , 2020, ARCS.

[48]  Miodrag Potkonjak,et al.  Nano Meets Security: Exploring Nanoelectronic Devices for Security Applications , 2015, Proceedings of the IEEE.

[49]  Wei Wang,et al.  Reconfigurable multi-function logic based on graphene p-n junctions , 2010, Design Automation Conference.

[50]  Stefan Slesazeck,et al.  Reconfigurable silicon nanowire transistors. , 2012, Nano letters.

[51]  Rolf Drechsler,et al.  Extensible and Configurable RISC-V Based Virtual Prototype , 2018, 2018 Forum on Specification & Design Languages (FDL).

[52]  Avesta Sasan,et al.  Threats on Logic Locking: A Decade Later , 2019, ACM Great Lakes Symposium on VLSI.

[53]  Stefan Slesazeck,et al.  Material Prospects of Reconfigurable Transistor (RFETs) – From Silicon to Germanium Nanowires , 2014 .

[54]  Yier Jin,et al.  A Novel TIGFET-based DFF Design for Improved Resilience to Power Side-Channel Attacks , 2020, 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[55]  Kazuhito Tsukagoshi,et al.  Electrostatically Reversible Polarity of Ambipolar α-MoTe2 Transistors. , 2015, ACS nano.

[56]  Rainer Leupers,et al.  Inter-Lock: Logic Encryption for Processor Cores Beyond Module Boundaries , 2019, 2019 IEEE European Test Symposium (ETS).

[57]  Narayanan Vijaykrishnan,et al.  Emerging Reconfigurable Nanotechnologies: Can they support Future Electronics? , 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[58]  John Wilander,et al.  A Comparison of Publicly Available Tools for Dynamic Buffer Overflow Prevention , 2003, NDSS.

[59]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[60]  Michael T. Niemier,et al.  Using emerging technologies for hardware security beyond PUFs , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[61]  D. Flandre,et al.  Wafer‐Scale Nanoimprint Lithography Process Towards Complementary Silicon Nanowire Field‐Effect Transistors for Biosensor Applications , 2018, physica status solidi (a).

[62]  Rolf Drechsler,et al.  Dynamic Information Flow Tracking for Embedded Binaries using SystemC-based Virtual Prototypes , 2020, 2020 57th ACM/IEEE Design Automation Conference (DAC).

[63]  Strong Logic Obfuscation with Low Overhead against IC Reverse Engineering Attacks , 2020, ACM Trans. Design Autom. Electr. Syst..

[64]  Akash Kumar,et al.  Technology mapping flow for emerging reconfigurable silicon nanowire transistors , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[65]  S. Ingebrandt,et al.  Time-dependent observation of individual cellular binding events to field-effect transistors. , 2009, Biosensors & bioelectronics.

[66]  Rainer Leupers,et al.  A Unifying logic encryption security metric , 2018, SAMOS.

[67]  Ozgur Sinanoglu,et al.  Evolution of logic locking , 2017, 2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[68]  Ramesh Karri,et al.  TAO: Techniques for Algorithm-Level Obfuscation during High-Level Synthesis , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[69]  Siva Sai Yerubandi,et al.  Differential Power Analysis , 2002 .

[70]  Sally Adee,et al.  The Hunt For The Kill Switch , 2008, IEEE Spectrum.

[71]  G. De Micheli,et al.  Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs , 2012, 2012 International Electron Devices Meeting.

[72]  Shubham Rai,et al.  Exploiting Emerging Reconfigurable Technologies for Secure Devices , 2019, 2019 22nd Euromicro Conference on Digital System Design (DSD).