Decoupled modified-bit cache
暂无分享,去创建一个
[1] Anoop Gupta,et al. The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.
[2] Trevor N. Mudge,et al. Optimal allocation of on-chip memory for multiple-API operating systems , 1994, Proceedings of 21 International Symposium on Computer Architecture.
[3] Michael J. Flynn,et al. An area model for on-chip memories and its application , 1991 .
[4] Michael L. Scott,et al. Software cache coherence for large scale multiprocessors , 1995, Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture.
[5] Alan Jay Smith,et al. Cache Memories , 1982, CSUR.
[6] A. Singh,et al. Influence of Write-Buffer on the Performance of Hierarchical Memory Systems , 1990, 1990 Conference Record Twenty-Fourth Asilomar Conference on Signals, Systems and Computers, 1990..
[7] Laxmi N. Bhuyan,et al. A dynamic cache sub-block design to reduce false sharing , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.
[8] Anoop Gupta,et al. Memory consistency and event ordering in scalable shared-memory multiprocessors , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[9] Mike Johnson,et al. Superscalar microprocessor design , 1991, Prentice Hall series in innovative technology.
[10] Alexander V. Veidenbaum,et al. An effective write policy for software coherence schemes , 1992, Proceedings Supercomputing '92.