A simple programmable axonal delay scheme for spiking neural networks

The paper addresses the need for a compact axonal delay circuit for analogue hardware neural networks. The delay is implemented using the charging of a capacitive node via a pMOSFET operating in sub-threshold. The duration of the delay can be programmed by adjusting the associated MOSFET gate voltage and delays spanning five orders of magnitude, between microseconds and tens of milliseconds are shown experimentally. A model is reported that allows for prediction of the delay. This analysis is supported by experimental results from circuits fabricated in AMS [email protected] CMOS. An approach for integration of the axon circuit into a neuron circuit is also considered, where both single and burst spikes are possible.

[1]  Liam McDaid,et al.  On the Design of a Low Power Compact Spiking Neuron Cell Based on Charge-Coupled Synapses , 2006, The 2006 IEEE International Joint Conference on Neural Network Proceedings.

[2]  Giacomo Indiveri,et al.  An adaptive silicon synapse , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[3]  M. Konishi,et al.  A circuit for detection of interaural time differences in the brain stem of the barn owl , 1990, The Journal of neuroscience : the official journal of the Society for Neuroscience.

[4]  Liam McDaid,et al.  A Biologically Plausible Neuron Circuit , 2007, 2007 International Joint Conference on Neural Networks.

[5]  David McAlpine,et al.  Sound localization and delay lines – do mammals fit the model? , 2003, Trends in Neurosciences.

[6]  Bogdan M. Wilamowski,et al.  Analog implementation of pulse-coupled neural networks , 1999, IEEE Trans. Neural Networks.

[7]  Craig T. Jin,et al.  A programmable axonal propagation delay circuit for time-delay spiking neural networks , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[8]  L A JEFFRESS,et al.  A place theory of sound localization. , 1948, Journal of comparative and physiological psychology.

[9]  K. Saberi,et al.  Neural bases of an auditory illusion and its elimination in owls , 1999, Nature Neuroscience.

[10]  Masakazu Konishi,et al.  How the Owl Tracks Its Prey , 2012 .

[11]  B. Linares-Barranco,et al.  A novel CMOS analog neural oscillator cell , 1989, IEEE International Symposium on Circuits and Systems,.

[12]  W. Yang.  Neuromorphic CMOS circuitry for active bidirectional delay lines , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[13]  Hesham H. Amin,et al.  Spike delay controllable neuron [pattern recognition application] , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[14]  Ammar Belatreche,et al.  Evaluating the training dynamics of a CMOS based synapse , 2011, The 2011 International Joint Conference on Neural Networks.

[15]  Sander M. Bohte,et al.  Error-backpropagation in temporally encoded networks of spiking neurons , 2000, Neurocomputing.

[16]  Masahiro Ohtani,et al.  Analog LSI implementation of biological direction-selective neurons , 2002 .

[17]  Pavlo V. Tymoshchuk,et al.  Implementation of artificial neural oscillators , 2009, 2009 5th International Conference on Perspective Technologies and Methods in MEMS Design.

[18]  Liam McDaid,et al.  Silicon-Based Dynamic Synapse With Depressing Response , 2012, IEEE Transactions on Neural Networks and Learning Systems.

[19]  Kwabena Boahen,et al.  The Retinomorphic Approach: Pixel-Parallel Adaptive Amplification, Filtering, and Quantization , 1997 .

[20]  Ammar Belatreche,et al.  A Method for Supervised Training of Spiking Neural Networks , 2003 .

[21]  Ammar Belatreche,et al.  Evaluating the generalisation capability of a CMOS based synapse , 2012, Neurocomputing.

[22]  Piotr Dudek,et al.  Simple Analogue VLSI Circuit of a Cortical Neuron , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.