VLSI architectures for vector quantization

The real time implementation of an efficient signal compression technique, Vector Quantization (VQ), is of great importance to many digital signal coding applications. In this paper, we describe a new family of bit level systolic VLSI architectures which offer an attractive solution to this problem. These architectures are based on a bit serial, word parallel approach and high performance and efficiency can be achieved for VQ applications of a wide range of bandwidths. Compared with their bit parallel counterparts, these bit serial circuits provide better alternatives for VQ implementations in terms of performance and cost.

[1]  S. Lawson,et al.  VLSI Signal Processing: a Bit-Serial Approach , 1986 .

[2]  R. B. Urquhart,et al.  Systolic matrix and vector multiplication methods for signal processing , 1984 .

[3]  V. Cuperman,et al.  Vector quantization: A pattern-matching technique for speech coding , 1983, IEEE Communications Magazine.

[4]  John V. McCanny,et al.  DAC-A silicon compiler system for high performance DSP ASIC , 1992, [1992] Proceedings The European Conference on Design Automation.

[5]  P. A. Ramamoorthy,et al.  Bit serial systolic chip set for real-time image coding , 1987, ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[6]  John G. McWhirter,et al.  Completely iterative, pipelined multiplier array suitable for VLSI , 1982 .

[7]  Peter B. Denyer,et al.  VLSI Signal Processing: A Bit-Serial Approach , 1985 .

[8]  Brent Nelson,et al.  A bit-serial VLSI vector quantizer , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[9]  John V. McCanny,et al.  Systolic array system for vector quantization using transformed sub-band coding , 1988, [1988] Proceedings. International Conference on Systolic Arrays.

[10]  R. Gray,et al.  Vector quantization , 1984, IEEE ASSP Magazine.

[11]  Stewart Gresty Smith,et al.  Serial-data computation in VLSI , 1987 .

[12]  Peter R. Cappello,et al.  Systolic architectures for vector quantization , 1988, IEEE Trans. Acoust. Speech Signal Process..

[13]  Sun-Yuan Kung,et al.  The use of data dependence graphs in the design of bit-level systolic arrays , 1990, IEEE Trans. Acoust. Speech Signal Process..

[14]  Noble R. Powell,et al.  SIGNAL PROCESSING WITH BIT-SERIAL WORD-PARALLEL ARCHITECTURES , 1978, Optics & Photonics.

[15]  BERTRAM P. M. TAO,et al.  Hardware Realization of Waveform Vector Quantizers , 1984, IEEE J. Sel. Areas Commun..

[16]  Hu Zheng,et al.  Hardware realization of a multistage speech waveform vector quantizater , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[17]  Richard F. Lyon,et al.  Two's Complement Pipeline Multipliers , 1976, IEEE Trans. Commun..

[18]  Bhaskar Ramamurthi,et al.  Classified Vector Quantization of Images , 1986, IEEE Trans. Commun..

[19]  Richard L. Baker,et al.  A VLSI chip set for real time vector quantization of image sequences , 1989 .

[20]  Subhash C. Kwatra,et al.  A VLSI architecture for real-time image coding using a vector quantization based algorithm , 1992, IEEE Trans. Signal Process..

[21]  Allen Gersho,et al.  Application of a VLSI Vector Quantization Processor to Real-Time Speech Coding , 1986, IEEE J. Sel. Areas Commun..

[22]  John V. McCanny,et al.  Systolic inner product arrays with automatic word rounding , 1992, J. VLSI Signal Process..

[23]  J. Makhoul,et al.  Vector quantization in speech coding , 1985, Proceedings of the IEEE.

[24]  John V. McCanny,et al.  A bit-level systolic architecture for implementing a VQ tree search , 1990, J. VLSI Signal Process..