Energy-efficient datapath scheduling using multiple voltages and dynamic clocking
暂无分享,去创建一个
[1] Saraju P. Mohanty,et al. An ILP-based scheduling scheme for energy efficient high performance datapath synthesis , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[2] Philip Levis,et al. Policies for dynamic clock scheduling , 2000, OSDI.
[3] Daniel P. Siewiorek,et al. Nonideal battery and main memory effects on CPU speed-setting for low power , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[4] R. Brodersen,et al. Voltage Scheduling in the lpARM Microprocessor System , 2000 .
[5] Massoud Pedram,et al. Power minimization in IC design: principles and applications , 1996, TODE.
[6] Christos A. Papachristou,et al. A linear program driven scheduling and allocation method followed by an interconnect optimization algorithm , 1991, DAC '90.
[7] Gerhard Fettweis,et al. A low-complexity bit-serial DCT/IDCT architecture , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.
[8] J. Cortadella,et al. Scheduling and resource binding for low power , 1995 .
[9] C. Chakrabarti,et al. A low power scheduling scheme with resources operating at multiple voltages , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[10] Jui-Ming Chang,et al. Energy Minimization Using Multiple Supply Voltages , 1997, IEEE Trans. Very Large Scale Integr. Syst..
[11] Mark C. Johnson,et al. Datapath scheduling with multiple supply voltages and level converters , 1997, TODE.
[12] Giovanni De Micheli,et al. Synthesis and Optimization of Digital Circuits , 1994 .
[13] Bashir M. Al-Hashimi,et al. Simultaneous scheduling, allocation and binding in high level synthesis ndwidth , 1997 .
[14] Thomas D. Burd,et al. Energy efficient CMOS microprocessor design , 1995, Proceedings of the Twenty-Eighth Annual Hawaii International Conference on System Sciences.
[15] Zeljko Zilic,et al. Dynamic clock management for low power applications in FPGAs , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).
[16] Zeljko Zilic,et al. FPGA clock management for low power applications (poster abstract) , 2000, FPGA '00.
[17] Majid Sarrafzadeh,et al. Scheduling with multiple voltages under resource constraints , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).
[18] Magdy A. Bayoumi,et al. Multiple voltage-based scheduling methodology for low power in the high level synthesis , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).
[19] Narayanan Vijaykrishnan,et al. A linear array processor with dynamic frequency clocking for image processing applications , 1998, IEEE Trans. Circuits Syst. Video Technol..
[20] K. Langendoen,et al. Energy priority scheduling for variable voltage processors , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).
[21] Johan Pouwelse,et al. Dynamic voltage scaling on a low-power microprocessor , 2001, MobiCom '01.
[22] Zeljko Zilic,et al. FPGA Clock Management for Low Power , 2000 .
[23] Saraju P. Mohanty,et al. Datapath scheduling using dynamic frequency clocking , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.
[24] Soo-Ik Chae,et al. New MPEG2 decoder architecture using frequency scaling , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.
[25] Allen C.-H. Wu,et al. Scheduling techniques for variable voltage low power designs , 1997, TODE.
[26] Luca Benini,et al. Telescopic units: a new paradigm for performance optimization of VLSI designs , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[27] Trevor Mudge,et al. Dynamic voltage scaling on a low-power microprocessor , 2001 .
[28] Massoud Pedram,et al. Energy Minimization Using Multiple Supply Voltages , 1997, ISLPED.
[29] Luca Benini,et al. Automatic Synthesis of Large Telescopic Units Based on Near-Minimum Timed Supersetting , 1999, IEEE Trans. Computers.
[30] Vincenzo Piuri,et al. A low-redundancy approach to semi-concurrent error detection in data paths , 1998, Proceedings Design, Automation and Test in Europe.
[31] Michael S. Hsiao,et al. Compiler-Directed Dynamic Frequency and Voltage Scheduling , 2000, PACS.
[32] R.W. Brodersen,et al. A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.
[33] José C. Monteiro,et al. Scheduling techniques to enable power management , 1996, DAC '96.
[34] Chaitali Chakrabarti,et al. Low-power scheduling with resources operating at multiple voltages , 2000 .
[35] Saraju P. Mohanty,et al. Energy efficient scheduling for datapath synthesis , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..
[36] Thomas D. Burd,et al. Voltage scheduling in the IpARM microprocessor system , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).