Partitioning and reduction of RC interconnect networks based on scattering parameter macromodels

This paper presents a linear time algorithm to reduce a large RC interconnect network into subnetworks which are approximated with lower order equivalent RC circuits. The number of RC elements can be reduced between 50% and 90%. Instead of increasing approximation order for a network with large number of ports which will result in inefficiency at best and ill-conditioned matrices at worst, we partition the original network into several subnetworks, each of which is approximated by lower order model. The reduced circuits are guaranteed to be stable. The experiment results show that the number of circuit elements in a reduced network is O(N) for typical clock networks, where N is the number of external ports. The simulation time can be reduced by two to three orders of magnitude while the response of the reduced circuits is within five percent of that of the original circuits.

[1]  Vivek Raghavan,et al.  AWESpice: a general tool for the accurate and efficient simulation of interconnect problems , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[2]  Lawrence T. Pileggi,et al.  Time-domain macromodels for VLSI interconnect analysis , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Janusz A. Dobrowolski,et al.  Introduction to Computer Methods for Microwave Circuit Analysis and Design , 1991 .

[4]  Haifang Liao,et al.  SCATTERING PARAMETER TRANSIENT ANALYSIS OF INTERCONNECT NETWORKS WITH NONLINEAR TERMINATIONS USING RECURSIVE CONVOLUTION , 1993 .

[5]  Michel S. Nakhla,et al.  Analysis of interconnect networks using complex frequency hopping (CFH) , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Robert W. Newcomb,et al.  Linear multiport synthesis , 1966 .

[7]  J. C. Rautio Synthesis of lumped models from N-port scattering parameter data , 1994 .

[8]  Haifang Liao,et al.  Wave spreading evaluation of interconnect systems , 1993, Proceedings 1993 IEEE Multi-Chip Module Conference MCMC-93.

[9]  Rui Wang,et al.  S-Parameter Based Macro Model of Distributed-Lumped Networks Using Exponentially Decayed Polynomial Function , 1992, 30th ACM/IEEE Design Automation Conference.

[10]  Haifang Liao,et al.  SCATTERING-PARAMETER-BASED MACROMODEL FOR TRANSIENT ANALYSIS OF INTERCONNECT NETWORKS WITH NONLINEAR TERMINATIONS (Ph.D. Thesis) , 1995 .

[11]  Charles M. Fiduccia,et al.  A linear-time heuristic for improving network partitions , 1988, 25 years of DAC.

[12]  Ernest S. Kuh,et al.  Transient simulation of lossy interconnects based on the recursive convolution formulation , 1992 .

[13]  Roland W. Freund,et al.  Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm , 1995, 32nd Design Automation Conference.

[14]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Roland W. Freund,et al.  Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.

[16]  Louis Weinberg,et al.  Network Analysis and Synthesis , 1962 .

[17]  Shlomo Karni,et al.  Network theory : analysis and synthesis , 1966 .