A K-Delta-1-Sigma modulator for wideband analog to digital conversion

As CMOS technology shrinks, the transistor speed increases enabling higher speed communications and more complex systems. These benefits come at the cost of decreasing inherent device gain, increased transistor leakage currents, and additional mismatches due to process variations. All of these drawbacks affect the design of high-resolution analog-to-digital converters (ADCs) in nano-CMOS processes. To move towards an ADC topology useful in these small processes the K-Delta-1- Sigma (KD1S) modulator-based ADC was proposed. The KD1S topology employs inherent time-interleaving with a shared opamp and K-quantizing paths and can achieve significantly higher conversion bandwidths when compared to the traditional delta-sigma ADCs. The 8-path KD1S modulator achieves an SNR of 58 dB (or 9.4-bits resolution) when clocked at 100 MHz for a conversion bandwidth of 6.25 MHz and an effective sampling rate equal to 800 MHz. The KD1S modulator has been fabricated in a 500 nm CMOS process and the experimental results are reported. Deficiencies in the first test chip performance are discussed along with their alleviation to achieve theoretical performance.

[1]  R. Jacob Baker.  Cmos: Mixed-Signal Circuit Design , 2002 .

[2]  B. Razavi,et al.  A UWB CMOS transceiver , 2005, IEEE Journal of Solid-State Circuits.

[3]  Ángel Rodríguez-Vázquez,et al.  A direct synthesis method of cascaded continuous-time sigma-delta modulators , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  Xuefeng Chen.  A wideband low -power continuous-time Delta -Sigma modulator for next generation wireless applications , 2007 .

[5]  Yi Tang,et al.  Hybrid modeling techniques for low OSR cascade continuous-time ΣΔ modulators , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[6]  E. I. El-Masry,et al.  Double sampling delta-sigma modulators , 1996 .

[7]  Michiel Steyaert,et al.  A Design-Optimized Continuous-Time Delta–Sigma ADC for WLAN Applications , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  G.C. Temes,et al.  A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators , 2005, IEEE Journal of Solid-State Circuits.

[9]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[10]  Shanthi Pavan,et al.  Fundamental Limitations of Continuous-Time Delta–Sigma Modulators Due to Clock Jitter , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Terri S. Fiez,et al.  A Nyquist-rate delta-sigma A/D converter , 1998 .

[12]  Behzad Razavi,et al.  A 10b 500MHz 55mW CMOS ADC , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[13]  W. Snelgrove,et al.  Clock jitter and quantizer metastability in continuous-time delta-sigma modulators , 1999 .

[14]  J. Jacob Wikner,et al.  CMOS Data Converters for Communications , 2000 .

[15]  Ken Kundert.  Principles of Top-Down Mixed-Signal Design , 2003 .

[16]  Maurits Ortmanns,et al.  DISCO: a graphical methodology for the design of Sigma-Delta modulators , 2009 .

[17]  Stephen H. Lewis,et al.  A second-order double-sampled delta-sigma modulator using additive-error switching , 1996 .

[18]  Y.-C. Jenq,et al.  Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers , 1988 .

[19]  Maurits Ortmanns,et al.  Continuous time sigma-delta A/D conversion : fundamentals, performance limits and robust implementations , 2006 .

[20]  Bruce A. Wooley,et al.  A third-order sigma-delta modulator with extended dynamic range , 1994 .

[21]  Behzad Razavi,et al.  Frequency-Based Measurement of Mismatches Between Small Capacitors , 2006, IEEE Custom Integrated Circuits Conference 2006.

[22]  Sergio Pernici,et al.  Low-voltage double-sampled ΣΔ converters , 1997 .

[23]  A. Eshraghi,et al.  A time-interleaved parallel /spl Delta//spl Sigma/ A/D converter , 2003 .

[24]  Terri S. Fiez,et al.  A comparative analysis of parallel delta-sigma ADC architectures , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Un-Ku Moon,et al.  Background digital calibration techniques for pipelined ADCs , 1997 .

[26]  Ian Galton,et al.  Oversampling parallel delta-sigma modulator A/D conversion , 1996 .

[27]  Bang-Sup Song,et al.  A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter , 1995, IEEE J. Solid State Circuits.

[28]  I. Kale,et al.  Novel topologies for time-interleaved delta-sigma modulators , 2000 .

[29]  Franco Maloberti,et al.  A wide-band 280-MHz four-path time-interleaved bandpass sigma-delta modulator , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[30]  Gabor C. Temes,et al.  Design-oriented estimation of thermal noise in switched-capacitor circuits , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[31]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[32]  G. Nicollini,et al.  Low-voltage double-sampled /spl Sigma//spl Delta/ converters , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[33]  Behzad Razavi,et al.  A 12-Bit 200-MHz CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[34]  Behzad Razavi,et al.  Multiband UWB transceivers , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[35]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[36]  M. Hassoun,et al.  Time-interleaved A/D converter with channel randomization , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[37]  David A. Johns,et al.  Time-interleaved oversampling A/D converters: theory and practice , 1997 .

[38]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[39]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[40]  W. Martin Snelgrove,et al.  Continuous-time delta-sigma modulators for high-speed a/d conversion , 2013 .

[41]  Ian Galton,et al.  A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion Correction , 2009, IEEE Journal of Solid-State Circuits.

[42]  B. Razavi,et al.  A 10-Bit 500-MS/s 55-mW CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[43]  Krishnamurthy Soumyanath,et al.  A 28mW Spectrum-Sensing Reconfigurable 20MHz 72dB-SNR 70dB-SNDR DT ΔΣ ADC for 802.11n/WiMAX Receivers , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[44]  Alan V. Oppenheim,et al.  Discrete-Time Signal Pro-cessing , 1989 .

[45]  Shanthi Pavan,et al.  A Power Optimized Continuous-Time $\Delta \Sigma $ ADC for Audio Applications , 2008, IEEE Journal of Solid-State Circuits.

[46]  Pieter Rombouts,et al.  An approach to tackle quantization noise folding in double-sampling ΣΔ modulation A/D converters , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[47]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[48]  Zhimin Li,et al.  A 14 Bit Continuous-Time Delta-Sigma A/D Modulator With 2.5 MHz Signal Bandwidth , 2007, IEEE Journal of Solid-State Circuits.