Characteristics and reliability of the SEPROM cell

A new EPROM named SEPROM, based on a modified SEPOX process, is proposed and evaluated. The SEPROM offers a process compatibility to logic LSI's with higher packing density, since the area of the second gate oxide is equal to that of the first gate oxide. To improve the coupling capacitance ratio, which relates to write and read operations, a thin second gate oxide is required for the SEPROM cell at a risk of degradation in charge retention characteristics. A measured test device, however, shows sufficiently good characteristics both in programming and charge retention, due to the desirable structure of the cell. The SEPROM structure appears to be practical and promising for both EPROM and logic device applications.

[1]  D. Dimaria,et al.  High current injection into SiO2 from Si rich SiO2 films and experimental applications , 1980 .

[2]  R. B. Marcus,et al.  The Oxidation of Shaped Silicon Surfaces , 1982 .

[3]  S. Kohyama,et al.  SEPOX Compatible High Density Floating Gate EPROM Structure , 1983, 1983 Symposium on VLSI Technology. Digest of Technical Papers.

[4]  D. Dimaria,et al.  Interface effects and high conductivity in oxides grown from polycrystalline silicon , 1975 .

[5]  Mitsumasa Koyanagi,et al.  Intermediate Oxide Formation in Double‐Polysilicon Gate MOS Structure , 1980 .

[6]  S. Kohyama,et al.  Selective polysilicon oxidation technology for VLSI isolation , 1982, IEEE Transactions on Electron Devices.

[7]  F. Masuoka,et al.  Electrically alterable avalanche-injection-type MOS READ-ONLY memory with stacked-gate structure , 1976, IEEE Transactions on Electron Devices.

[8]  D. Frohman-Bentchkowsky.  Famos—A new semiconductor charge storage device , 1974 .

[9]  Susumu Kohyama,et al.  A Thermionic Electron Emission Model for Charge Retention in SAMOS Structure , 1982 .

[10]  Fujio Masuoka,et al.  Stacked-Gate Avalanche-Injection Type MOS (SAMOS) Memory , 1972 .

[11]  Jun-ichi Matsunaga,et al.  Data Retention and Read/Write Characteristics of SEPROM , 1983 .

[12]  D. Kerr,et al.  Evidence for surface asperity mechanism of conductivity in oxide grown on polycrystalline silicon , 1977 .

[13]  D. K. Brown,et al.  Ramp Breakdown Study of Double Polysilicon RAM's as a Function of Fabrication Parameters , 1983 .

[14]  Joshua Alspector,et al.  Properties of Thermal Oxides Grown on Phosphorus In Situ Doped Polysilicon , 1983 .

[15]  Jun-ichi Matsunaga,et al.  Selective polysilicon oxidation technology for VLSI isolation , 1982 .

[16]  T. Ning,et al.  Optically induced injection of hot electrons into SiO2 , 1974 .

[17]  M. Ishikawa,et al.  One-dimensional writing model of n-channel floating gate ionization-injection MOS (FIMOS) , 1981, IEEE Transactions on Electron Devices.

[18]  E. Takeda,et al.  An erase model in double poly-Si gate n-channel FAMOS devices , 1978, IEEE Transactions on Electron Devices.