Testing and diagnosis of interconnects using boundary scan architecture

A built-in self-test of interconnects based on boundary scan architecture is described. Detection and diagnosis schemes are proposed which provide minimal-size test vector sets. I/O scan chains order independent test vector sets and walking sequences. Properties like ease of test vector generation, structure-independent detection and diagnosis, and local response compaction have made the developed schemes suitable for built-in-self-test implementation. An example board-interconnect test session is described using one of the proposed schemes.<<ETX>>

[1]  John Bateson In-Circuit Testing , 1985 .

[2]  Prabhakar Goel,et al.  Electronic Chip-In-Place Test , 1982, DAC 1982.

[3]  F.P.M. Beenker,et al.  Macro Testing: Unifying IC And Board Test , 1986, IEEE Design & Test of Computers.

[4]  Vijaya Ramachandran,et al.  On driving many long lines in a VLSI layout , 1982, 23rd Annual Symposium on Foundations of Computer Science (sfcs 1982).

[5]  William H. Kautz,et al.  Testing for Faults in Wiring Networks , 1974, IEEE Transactions on Computers.

[6]  Paul Wagner,et al.  INTERCONNECT TESTING WITH BOUNDARY SCAN , 1987 .