A Dual-Loop Synthesizer With Fast Frequency Modulation Ability for 77/79 GHz FMCW Automotive Radar Applications

The implementation of wideband mm-wave radars for automotive applications necessitates wideband, fast, and precise linear frequency modulation generation. In this paper, we propose to use dual-loop phase-locked loop (PLL) architecture for this task. The frequency modulation dynamics are analyzed for this architecture. The results are employed to implement a SiGe BiCMOS fully integrated 75–83 GHz frequency-modulated continuous-wave synthesizer. Performance enhancements were achieved by utilizing the bulk-drain parasitic variable capacitance of P-channel transistors, embedded in a gm-boosted Colpitts VCO, for frequency control. This mechanism together with the dual-loop PLL architecture provides low loop bandwidth variation over the whole output frequency range, −97 dBc/Hz phase noise at 1-MHz offset, and maximal modulation rate of 100 GHz/ms.

[1]  Jesper Bank,et al.  A Harmonic-Oscillator Design Methodology Based on Describing Functions , 2006 .

[2]  O. Katz,et al.  A robust low phase noise and wide tuning range Ku band sub-integer frequency synthesizer for E-band backhaul transceivers , 2015, 2015 European Microwave Conference (EuMC).

[3]  Jeong-Geun Kim,et al.  76–81-GHz CMOS Transmitter With a Phase-Locked-Loop-Based Multichirp Modulator for Automotive Radar , 2015, IEEE Transactions on Microwave Theory and Techniques.

[4]  Jaewook Shin,et al.  A 1.9–3.8 GHz $\Delta \Sigma$ Fractional-N PLL Frequency Synthesizer With Fast Auto-Calibration of Loop Bandwidth and VCO Frequency , 2012, IEEE Journal of Solid-State Circuits.

[5]  Brian Floyd,et al.  A 20GHz VCO and frequency doubler for W-band FMCW radar applications , 2014, 2014 IEEE 14th Topical Meeting on Silicon Monolithic Integrated Circuits in Rf Systems.

[6]  U. Wismar,et al.  Linearity of bulk-controlled inverter ring VCO in weak and strong inversion , 2007 .

[7]  Mitchell D. Trott,et al.  A modeling approach for ΣΔ fractional-N frequency synthesizers allowing straightforward noise analysis , 2002, IEEE J. Solid State Circuits.

[8]  Danny Elad,et al.  A K-band low phase noise and high gain Gm boosted colpitts VCO for 76–81 GHz FMCW radar applications , 2016, 2016 IEEE MTT-S International Microwave Symposium (IMS).

[9]  Klaus Aufinger,et al.  A SiGe Fractional- ${ N}$ Frequency Synthesizer for mm-Wave Wideband FMCW Radar Transceivers , 2016, IEEE Transactions on Microwave Theory and Techniques.

[10]  Nadav Mazor,et al.  A fully integrated 75–83 GHz FMCW synthesizer for automotive radar applications with −97 dBc/Hz phase noise at 1 MHz offset and 100 GHz/mSec maximal chirp rate , 2017, 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[11]  Dietmar Kissinger,et al.  A 61 GHz frequency synthesizer in SiGe BiCMOS for 122 GHz FMCW radar , 2016, 2016 11th European Microwave Integrated Circuits Conference (EuMIC).

[12]  Pavan Kumar Hanumolu,et al.  Method for a Constant Loop Bandwidth in LC-VCO PLL Frequency Synthesizers , 2009, IEEE Journal of Solid-State Circuits.

[13]  Kosuke Katayama,et al.  125 GHz CMOS oscillator controlled by p-type bulk voltage , 2012, 2012 IEEE Radio and Wireless Symposium.

[14]  Willy Sansen,et al.  analog design essentials , 2011 .

[15]  M. Jamal Deen,et al.  Performance characteristics of an ultra-low power VCO , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[16]  S. Glisic,et al.  A Fully Integrated 48-GHz Low-Noise PLL with a Constant Loop Bandwidth , 2008, 2008 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.

[17]  T. Zwick,et al.  Millimeter-Wave Technology for Automotive Radar Sensors in the 77 GHz Frequency Band , 2012, IEEE Transactions on Microwave Theory and Techniques.

[18]  Yaoming Sun,et al.  Phase Noise Modeling for Integrated PLLs in FMCW Radar , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  B. Sheinman,et al.  A SiGe V-band x8 frequency multiplier with high spectral purity , 2015, 2015 10th European Microwave Integrated Circuits Conference (EuMIC).

[20]  Aydin Babakhani,et al.  An Integral Path Self-Calibration Scheme for a Dual-Loop PLL , 2013, IEEE Journal of Solid-State Circuits.