High-speed GaAs multipliers fabricated with a high-yield 0.4- mu m process
暂无分享,去创建一个
[1] Trevor Mudge,et al. GaAs RISC processors , 1992, GaAs IC Symposium Technical Digest 1992.
[2] M. Okabe,et al. An ECL 5000-gate gate array with 190-ps gate delay , 1986 .
[3] L. R. Tate,et al. 32 bit GaAs HFET IEEE floating point multiplier , 1992, GaAs IC Symposium Technical Digest 1992.
[4] R. Bayruns,et al. A NMOS LSI 16×16 multiplier , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[5] G. E. Gorder,et al. GaAs low-power integrated circuits for a high-speed digital signal processor , 1989 .
[6] H. Ishikawa,et al. A GaAs 16×16b parallel multiplier using self alignment technology , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[7] M. Suzuki,et al. A 40-ps high electron mobility transistor 4.1 K gate array , 1988 .
[8] J. A. Cunningham. The use and evaluation of yield models in integrated circuit manufacturing , 1990 .