High-speed GaAs multipliers fabricated with a high-yield 0.4- mu m process

A 0.4- mu m GaAs IC fabrication process which demonstrates excellent yields for direct-coupled FET logic circuits of up to 5000 gates for high-speed LSI digital applications is discussed. The refractory self-aligned gate process uses 1- mu m stepper lithography. An n/sup +//n'/buried-p structure results in superior threshold voltage uniformity for a 0.4- mu m gate length, with sigma V/sub T/ as low as 8 mV over 3-in wafers. Simple parallel array multipliers were used for process validation. Die-sort yields for a 16-b*16-b multiplier are typically better than 55%, and as high as 88%. A 5000-gate 20-b*20-b multiplier shows yield as high as 61%, and a Poisson yield model predicts a die-sort yield of 30% for a 10000-gate circuit. Multiplication times of 3.6 ns for the 16-b*16-b and 4.5 ns for the 20-b*20-b multiplier have been measured. The corresponding loaded gate delay and power-delay product are 46 ps/gate and 40 fJ, respectively, at room temperature. >

[1]  Trevor Mudge,et al.  GaAs RISC processors , 1992, GaAs IC Symposium Technical Digest 1992.

[2]  M. Okabe,et al.  An ECL 5000-gate gate array with 190-ps gate delay , 1986 .

[3]  L. R. Tate,et al.  32 bit GaAs HFET IEEE floating point multiplier , 1992, GaAs IC Symposium Technical Digest 1992.

[4]  R. Bayruns,et al.  A NMOS LSI 16×16 multiplier , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  G. E. Gorder,et al.  GaAs low-power integrated circuits for a high-speed digital signal processor , 1989 .

[6]  H. Ishikawa,et al.  A GaAs 16×16b parallel multiplier using self alignment technology , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  M. Suzuki,et al.  A 40-ps high electron mobility transistor 4.1 K gate array , 1988 .

[8]  J. A. Cunningham.  The use and evaluation of yield models in integrated circuit manufacturing , 1990 .