Modeling the High-Frequency Degradation of Phase/Frequency Detectors

The gain of a widely used sequential-type phase/frequency detector (PFD) as a function of its input frequency is modeled adopting a continuous-time approximation. High-frequency gain degradation is described by a frequency-dependent attenuation factor characterized in terms of the propagation delays of the PFD. The attenuation factor can be readily included in the dynamics equations of phase-locked loop to account for the effect of the PFD degradation. Gain-modeling-related delay components of a complimentary metal-oxide-semiconductor PFD are also described. The high-frequency model is in good agreement with the simulation results of the PFD.

[1]  Bram Nauta,et al.  Architectures for RF Frequency Synthesizers , 2002 .

[2]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  G.R. Aiello,et al.  Design of a multiband OFDM system for realistic UWB channel environments , 2004, IEEE Transactions on Microwave Theory and Techniques.

[4]  Shen-Iuan Liu,et al.  A DLL-Based Variable-Phase Clock Buffer , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Alfonso Carlosena,et al.  Design of High-Order Phase-Lock Loops , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  R. Y. Chen.  High-speed CMOS frequency divider , 1997 .

[7]  강수진.  Charge-Pump Phase-Locked Loops에 관한 연구 및 회로 설계 , 1996 .

[8]  Robert G. Meyer,et al.  Frequency limitations of a conventional phase-frequency detector , 1990 .

[9]  Un-Ku Moon,et al.  A Sub-Picosecond Resolution 0.5–1.5 GHz Digital-to-Phase Converter , 2008, IEEE Journal of Solid-State Circuits.

[10]  J. W. Scott,et al.  z-domain model for discrete-time PLL's , 1988 .

[11]  Beomsup Kim,et al.  A low-noise, 900-MHz VCO in 0.6-/spl mu/m CMOS , 1999 .

[12]  Byoung Gun Choi,et al.  A 6.3-9-GHz CMOS fast settling PLL for MB-OFDM UWB applications , 2005, IEEE Journal of Solid-State Circuits.

[13]  Chiang-Ju Chien,et al.  Stability analysis of fourth-order charge-pump PLLs using linearized discrete-time models , 2007, TENCON 2007 - 2007 IEEE Region 10 Conference.

[14]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[15]  Hyung-Kyu Lim,et al.  A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL , 1997 .

[16]  C.-K.K. Yang,et al.  Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops , 2002, IEEE J. Solid State Circuits.

[17]  Igor M. Filanovsky,et al.  A novel design for deadzone-less fast charge pump with low harmonic content at the output , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[18]  Pavan Kumar Hanumolu,et al.  Analysis of charge-pump phase-locked loops , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.