Power and Thermal Constrained Test Scheduling Under Deep Submicron Technologies

Conventional power constrained test scheduling methods do not guarantee a thermal-safe solution. In this paper, we propose a test scheduling algorithm that satisfies the resource, power, and thermal constraints. First, in contrast to existing schemes, the proposed algorithm exploits superposition principle to perform fast and accurate thermal simulation, which, in turn, allows the algorithm to search for solutions which introduce cooling periods between tests to reduce the overall test length. Second, we propose a test partition-based method to further improve the performance of the test scheduling. We apply our test scheduling algorithm to ITC'02 SoC benchmarks and the results show considerable improvement in the total test length over existing methods.

[1]  H. Fujiwara,et al.  Thermal-Safe Test Access Mechanism and Wrapper Co-optimization for System-on-Chip , 2007, 16th Asian Test Symposium (ATS 2007).

[2]  Shambhu J. Upadhyaya,et al.  Dynamically partitioned test scheduling with adaptive TAM configuration for power-constrained SoC testing , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Xin Li,et al.  Robust analog/RF circuit design with projection-based posynomial modeling , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[4]  Li Shang,et al.  Temperature-aware test scheduling for multiprocessor systems-on-chip , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[5]  Georges G. E. Gielen,et al.  Performance space modeling for hierarchical synthesis of analog integrated circuits , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[6]  Kevin Skadron,et al.  Temperature-aware microarchitecture: Modeling and implementation , 2004, TACO.

[7]  Kevin Skadron,et al.  HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Ulf Schlichtmann,et al.  Pareto optimization of analog circuits considering variability , 2007, 2007 18th European Conference on Circuit Theory and Design.

[9]  Krishnendu Chakrabarty,et al.  Thermal-Safe Test Scheduling for Core-Based System-on-Chip Integrated Circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Arthur Nieuwoudt,et al.  SOC-NLNA: synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[11]  Parameswaran Ramanathan,et al.  Partition Based SoC Test Scheduling with Thermal and Power Constraints under Deep Submicron Technologies , 2009, 2009 Asian Test Symposium.

[12]  Parameswaran Ramanathan,et al.  Power and thermal constrained test scheduling , 2009, 2009 International Test Conference.

[13]  Kevin Skadron,et al.  A Case for Thermal-Aware Floorplanning at the Microarchitectural Level , 2005, J. Instr. Level Parallelism.

[14]  Rob A. Rutenbar,et al.  Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[15]  P. Tadayon.  Thermal Challenges During Microprocessor Testing 1 Thermal Challenges During Microprocessor Testing , 2000 .

[16]  Prabhat Kumar,et al.  Temperature-aware test scheduling for multiprocessor systems-on-chip , 2008, ICCAD 2008.

[17]  Petru Eles,et al.  A heuristic for thermal-safe SoC test scheduling , 2007, 2007 IEEE International Test Conference.

[18]  Koen De Bosschere,et al.  2FAR: A 2bcgskew Predictor Fused by an Alloyed Redundant History Skewed Perceptron Branch Predictor , 2005, J. Instr. Level Parallelism.

[19]  Erik Jan Marinissen,et al.  A set of benchmarks for modular testing of SOCs , 2002, Proceedings. International Test Conference.