SMV — Symbolic Model Checking

SMV has been developed by K. L. McMillan under the guidance of E. M. Clarke at Carnegie-Mellon University (Pittsburgh, PA, USA). It performs (BDD-based) symbolic model checking of CTL formulae on networks of automata with shared variables. The tool is available via the Internet 1.

[1]  Jeannette M. Wing,et al.  Model checking software systems: a case study , 1995, SIGSOFT FSE.

[2]  I. Moon.  Modeling programmable logic controllers for logic verification , 1994, IEEE Control Systems.

[3]  Geoff Barrett,et al.  Model Checking in Practice: The T9000 Virtual Channel Processor , 1995, IEEE Trans. Software Eng..

[4]  Somesh Jha,et al.  Verification of the Futurebus+ cache coherence protocol , 1993, Formal Methods Syst. Des..

[5]  Edmund M. Clarke,et al.  Model checking and abstraction , 1994, TOPL.

[6]  Sérgio Vale Aguiar Campos,et al.  Symbolic Model Checking , 1993, CAV.

[7]  Mark G. Staskauskas,et al.  Formal validation of virtual finite state machines , 1995, Proceedings of 1995 IEEE Workshop on Industrial-Strength Formal Specification Techniques.