Worst case timing analysis of RISC processors: R3000/R3010 case study
暂无分享,去创建一个
Sang Lyul Min | Heonshik Shin | Sung-Soo Lim | Chong-Sang Kim | Sung-Kwan Kim | Chang Yun Park | Yerang Hur | Young Hyun Bae | Byung-Do Rhee | S. Min | Heonshik Shin | Sung-Soo Lim | C. Park | Y. Hur | Chong-Sang Kim | Sung-Kwan Kim | Byung-Do Rhee
[1] Alfred V. Aho,et al. Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.
[2] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[3] Gerry Kane,et al. MIPS RISC Architecture , 1987 .
[4] Peter M. Kogge,et al. The Architecture of Pipelined Computers , 1981 .
[5] David Gordon Bradlee,et al. Retargetable instruction scheduling for pipelined processors , 1991 .
[6] Christopher W. Fraser,et al. A code generation interface for ANSI C , 1991, Softw. Pract. Exp..
[7] Charles N. Fischer,et al. Crafting a Compiler with C , 1991 .
[8] Alan C. Shaw,et al. Reasoning About Time in Higher-Level Language Software , 1989, IEEE Trans. Software Eng..
[9] Richard M. Karp,et al. A characterization of the minimum cycle mean in a digraph , 1978, Discret. Math..
[10] Sang Lyul Min,et al. An accurate worst case timing analysis technique for RISC processors , 1994, 1994 Proceedings Real-Time Systems Symposium.
[11] Alan C. Shaw,et al. Experiments with a program timing tool based on source-level timing schema , 1990, [1990] Proceedings 11th Real-Time Systems Symposium.