Wisconsin Wind Tunnel II: a fast, portable parallel architecture simulator
暂无分享,去创建一个
James R. Larus | Babak Falsafi | David A. Wood | Mark D. Hill | Shubhendu S. Mukherjee | Steven K. Reinhardt | Mike Litzkow | Steven Huss-Lederman | B. Falsafi | J. Larus | M. Hill | S. Reinhardt | S. Huss-Lederman | D. Wood | S. Mukherjee | M. Litzkow
[1] Babak Falsafi,et al. Coherent Network Interfaces for Fine-Grain Communication , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).
[2] James R. Larus,et al. EEL: machine-independent executable editing , 1995, PLDI '95.
[3] J. Robert Jump,et al. The rice parallel processing testbed , 1988, SIGMETRICS '88.
[4] Charles L. Seitz,et al. Myrinet: A Gigabit-per-Second Local Area Network , 1995, IEEE Micro.
[5] John L. Hennessy,et al. Multiprocessor Simulation and Tracing Using Tango , 1991, ICPP.
[6] James R. Larus,et al. Instruction scheduling and executable editing , 1996, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29.
[7] James R. Larus,et al. The Wisconsin Wind Tunnel: virtual prototyping of parallel computers , 1993, SIGMETRICS '93.
[8] R. M. Fujimoto,et al. Parallel discrete event simulation , 1989, WSC '89.
[9] Erik Hagersten,et al. Simple COMA node implementations , 1994, 1994 Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences.
[10] David A. Wood,et al. Cost-Effective Parallel Computing , 1995, Computer.
[11] Charles L. Seitz,et al. Myrinet: A Gigabit-per-Second Local , 1995 .
[12] Thomas M Conte,et al. Systematic prototyping of superscalar computer architectures , 1992, [1992 Proceedings] The Third International Workshop on Rapid System Prototyping.
[13] David A. Wood,et al. Decoupled Hardware Support for Distributed Shared Memory , 1996, ISCA.
[14] Scott Devine,et al. Using the SimOS machine simulator to study complex computer systems , 1997, TOMC.
[15] James R. Larus,et al. Tempest: a substrate for portable parallel programs , 1995, Digest of Papers. COMPCON'95. Technologies for the Information Superhighway.
[16] David A. Wood,et al. Active memory: a new abstraction for memory-system simulation , 1995, SIGMETRICS '95/PERFORMANCE '95.
[17] D.A. Wood,et al. Reactive NUMA: A Design For Unifying S-COMA And CC-NUMA , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.
[18] Trevor N. Mudge,et al. Trap-driven simulation with Tapeworm II , 1994, ASPLOS VI.
[19] Mendel Rosenblum,et al. Embra: fast and flexible machine simulation , 1996, SIGMETRICS '96.
[20] Sarita V. Adve,et al. RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors , 1997 .
[21] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.
[22] Babak Falsafi,et al. Cost/performance of a parallel computer simulator , 1994, PADS '94.
[23] Eric A. Brewer,et al. PROTEUS: a high-performance parallel-architecture simulator , 1992, SIGMETRICS '92/PERFORMANCE '92.
[24] Thomas Ball,et al. Efficiently counting program events with support for on-line queries , 1994, TOPL.
[25] Babak Falsafi,et al. Modeling cost/performance of a parallel computer simulator , 1997, TOMC.
[26] Anoop Gupta,et al. The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.
[27] Jeff S. Steinman,et al. SPEEDES - A multiple-synchronization environment for parallel discrete-event simulation , 1992 .
[28] Håkan Grahn,et al. SimICS/Sun4m: A Virtual Workstation , 1998, USENIX Annual Technical Conference.
[29] Sarita V. Adve,et al. The impact of instruction-level parallelism on multiprocessor performance and simulation methodology , 1997, Proceedings Third International Symposium on High-Performance Computer Architecture.
[30] Erik Hagersten,et al. Gigaplane: A High Performance Bus for Large SMPs , 2003 .
[31] Seth Copen Goldstein,et al. Active messages: a mechanism for integrating communication and computation , 1998, ISCA '98.