Performance of current-in-plane pseudo-spin-valve devices on CMOS silicon-on-insulator underlayers