论文信息 - Time-Interleaved $\Sigma\Delta$ Modulators for FPGAs

Time-Interleaved $\Sigma\Delta$ Modulators for FPGAs

This brief describes and analyzes a technique of increasing a sampling rate in a sigma-delta (ΣΔ) modulator based on a discrete-time description, which is an extension of existing techniques of parallelization. The limitations in the signalto-noise ratio and the maximum increase of the sampling rate in a digital system are explained, and a structure of a low-pass ΣΔ modulator characterized by a short critical path is used in this brief to validate the technique. An implementation of a modulator shows the increase in the sampling rate from 100 to 400 MHz.

Ronan Farrell | Tomasz Podsiadlik

[1] Ronan Farrell,et al. Parallelization of bandpass sigma-delta modulators for class-S digital power amplifiers , 2010, 6th Conference on Ph.D. Research in Microelectronics & Electronics.

[2] I. Kale,et al. Novel topologies for time-interleaved delta-sigma modulators , 2000 .

[3] Andreas Wentzel,et al. RF class-S power amplifiers: State-of-the-art results and potential , 2010, 2010 IEEE MTT-S International Microwave Symposium.

[4] R. Farrell,et al. A Reconfigurable Platform to Drive High Frequency Class S Power Amplifiers Using Multi-gigabit Transceivers , 2008, 2008 International Conference on Advances in Electronics and Micro-electronics.

[5] Nuno Borges Carvalho,et al. A dynamically reconfigurable architecture enabling all-digital transmission for cognitive radios , 2012, 2012 IEEE Radio and Wireless Symposium.

[6] David A. Johns,et al. Time-interleaved oversampling A/D converters: theory and practice , 1997 .

[7] Fadhel M. Ghannouchi,et al. TIME-INTERLEAVED DELTA-SIGMA MODULATOR FOR WIDEBAND DIGITAL GHz TRANSMITTERS DESIGN AND SDR APPLICATIONS , 2011 .

[8] Gabor C. Temes,et al. Understanding Delta-Sigma Data Converters , 2004 .

[9] Franco Maloberti,et al. Synthesis of the noise transfer function in N-path sigma delta modulators , 2005 .