High Frequency InGaAs MOSFET with Nitride Sidewall Design for Low Power Application

devices have been widely researched for low power high frequency applications due to the outstanding electron mobility and small bandgap of the materials. Regrown source/drain technology is highly appreciated in InGaAs MOSFET, since it is able to reduce the thermal budget induced by ion implantation, as well as reduce the source/drain resistance. However, regrown source/drain technology has problems such as high parasitic capacitance and high electric field at gate edge towards the drain side, which will lead to large drain leakage current and compromise the frequency performance. To alleviate the drain leakage current problem for low power applications and to improve the high frequency performance, a novel Si3N4 sidewall structure was introduced to the InGaAs MOSFET. Device simulation was carried out with different newly proposed sidewall designs. The results showed that both the drain leakage current and the source/drain parasitic capacitance were reduced by applying Si3N4 sidewall together with InP extended layer in InGaAs MOSFET. The simulation results also suggested that the newly created “recessed” sidewall was able to bring about the most frequency favorable characteristic with no current sacrifice.

[1]  M. Takenaka,et al.  III–V MOS device technologies for advanced CMOS and tunneling FET , 2016, 2016 Compound Semiconductor Week (CSW) [Includes 28th International Conference on Indium Phosphide & Related Materials (IPRM) & 43rd International Symposium on Compound Semiconductors (ISCS).

[2]  E. Lind,et al.  Asymmetric InGaAs/InP MOSFETs With Source/Drain Engineering , 2014, IEEE Electron Device Letters.

[3]  In0.53Ga0.47As-Based nMOSFET Design for Low Standby Power Applications , 2015, IEEE Transactions on Electron Devices.

[4]  H.C. Lin,et al.  Submicrometer Inversion-Type Enhancement-Mode InGaAs MOSFET With Atomic-Layer-Deposited $\hbox{Al}_{2}\hbox{O}_{3}$ as Gate Dielectric , 2007, IEEE Electron Device Letters.

[5]  Mark J. W. Rodwell,et al.  (Invited) Record-Performance In(Ga)As MOSFETS Targeting ITRS High-Performance and Low-Power Logic , 2015 .

[6]  Mitsuru Takenaka,et al.  Ge/III-V MOS device technologies for low power integrated systems , 2015, 2015 45th European Solid State Device Research Conference (ESSDERC).

[7]  Y. Miyamoto,et al.  Submicron InP/InGaAs composite channel MOSFETs with selectively regrown N+-source/drain buried in channel undercut , 2010, 2010 22nd International Conference on Indium Phosphide and Related Materials (IPRM).

[8]  E. Lind,et al.  High-Frequency Performance of Self-Aligned Gate-Last Surface Channel MOSFET , 2012 .

[9]  W. Marsden I and J , 2012 .

[10]  Ivana,et al.  Reduction of Off-State Leakage Current in In0.7Ga0.3As Channel n-MOSFETs with Self-Aligned Ni-InGaAs Contact Metallization , 2011 .

[11]  Y. Xuan Submicrometer inversion-type enhancement-mode InGaAs MOSFET with atomic-layer-deposited Al 2 O 3 as gate dielectric , 2014 .

[12]  Simulation study of an enhancement-mode n-type InGaAs MOSFETs with a low zero bias off-current , 2016, 2016 IEEE International Nanoelectronics Conference (INEC).

[13]  Youngki Yoon,et al.  Analysis of InAs vertical and lateral band-to-band tunneling transistors: Leveraging vertical tunneling for improved performance , 2010 .

[14]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[15]  N. Collaert,et al.  InGaAs tunnel diodes for the calibration of semi-classical and quantum mechanical band-to-band tunneling models , 2014 .

[16]  Suman Datta,et al.  Full Band Atomistic Modeling of Homo-junction InGaAs Band-to-Band Tunneling Diodes Including Band Gap Narrowing , 2012 .

[18]  M. Passlack off-State Current Limits of Narrow Bandgap MOSFETs , 2006, IEEE Transactions on Electron Devices.

[19]  M. Rodwell,et al.  High transconductance surface channel In0.53Ga0.47As MOSFETs using MBE source-drain regrowth and surface digital etching , 2013, 2013 International Conference on Indium Phosphide and Related Materials (IPRM).

[20]  E. Lind,et al.  InP Drain Engineering in Asymmetric InGaAs/InP MOSFETs , 2015, IEEE Transactions on Electron Devices.

[21]  D. Antoniadis,et al.  Off-State Leakage Induced by Band-to-Band Tunneling and Floating-Body Bipolar Effect in InGaAs Quantum-Well MOSFETs , 2014, IEEE Electron Device Letters.

[22]  M. J. Manfra,et al.  III-V gate-all-around nanowire MOSFET process technology: From 3D to 4D , 2012, 2012 International Electron Devices Meeting.

[23]  C. Chuang,et al.  Evaluation of Monolithic 3-D Logic Circuits and 6T SRAMs With InGaAs-n/Ge-p Ultra-Thin-Body MOSFETs , 2016, IEEE Journal of the Electron Devices Society.

[24]  D. Antoniadis,et al.  Physics and Mitigation of Excess OFF-State Current in InGaAs Quantum-Well MOSFETs , 2015, IEEE Transactions on Electron Devices.

[25]  Y. Miyamoto,et al.  Operation of 16-nm InGaAs channel multi-gate MOSFETs with regrown source/drain , 2016, 2016 Compound Semiconductor Week (CSW) [Includes 28th International Conference on Indium Phosphide & Related Materials (IPRM) & 43rd International Symposium on Compound Semiconductors (ISCS).

[26]  G. Dewey,et al.  III–V field effect transistors for future ultra-low power applications , 2012, 2012 Symposium on VLSI Technology (VLSIT).