Novel Optimum Parity-Preserving Reversible Multiplier Circuits

Reversible logic is considered as a basic requirement for designing quantum computers. Reversible circuits do not waste energy. The use of this logic in low-power complementary metal–oxide–semiconductor circuits, quantum computing, and DNA computing has rendered reversible logic integral in today’s technology. Multiplication is regarded as a major operation in the arithmetic. Herein, four optimized parity-preserving reversible signed and unsigned multiplier circuits are presented to reduce the QUANTUM COST of the circuits. The designs can be expanded to an N × N dimension. We prove that these multiplier circuits have lower QUANTUM COST, CONSTANT INPUTs, and GARBAGE OUTPUTs compared with previous studies.

[1]  Gerhard W. Dueck,et al.  Reversible cascades with minimal garbage , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Anas N. Al-Rabadi,et al.  A General Decomposition for Reversible Logic , 2001 .

[3]  Himanshu Thapliyal,et al.  Novel Reversible Multiplier Architecture Using Reversible TSG Gate , 2006, IEEE International Conference on Computer Systems and Applications, 2006..

[4]  Muhammad Mahbubur Rahman,et al.  Fault tolerant reversible logic synthesis: Carry look-ahead and carry-skip adders , 2009, 2009 International Conference on Advances in Computational Tools for Engineering Applications.

[5]  Pérès,et al.  Reversible logic and quantum computers. , 1985, Physical review. A, General physics.

[6]  Richard Phillips Feynman,et al.  Quantum mechanical computers , 1984, Feynman Lectures on Computation.

[7]  Jian Cao,et al.  Transistor realization of reversible "ZS" series gates and reversible array multiplier , 2011, Microelectron. J..

[8]  Keivan Navi,et al.  Novel design of a fast reversible Wallace sign multiplier circuit in nanotechnology , 2011, Microelectron. J..

[9]  Majid Haghparast,et al.  Design and Implementation of Nanometric Fault Tolerant Reversible BCD Adder , 2011 .

[10]  Kartikeya Bhardwaj,et al.  K-Algorithm: An Improved Booth's Recoding for Optimal Fault-Tolerant Reversible Multiplier , 2013, 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems.

[11]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[12]  C-Y Lu,et al.  Entanglement-based machine learning on a quantum computer. , 2015, Physical review letters.

[13]  N. Ranganathan,et al.  Circuit for Reversible Quantum Multiplier Based on Binary Tree Optimizing Ancilla and Garbage Bits , 2014, 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems.

[14]  I. Chuang,et al.  Quantum Computation and Quantum Information: Introduction to the Tenth Anniversary Edition , 2010 .

[15]  Keivan Navi,et al.  A novel reversible design for double edge triggered flip-flops and new designs of reversible sequential circuits , 2014, Comput. Syst. Sci. Eng..

[16]  Robert Wille,et al.  Fault Detection in Parity Preserving Reversible Circuits , 2016, 2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL).

[17]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[18]  Hafiz Md. Hasan Babu,et al.  Cost-efficient design of a quantum multiplier–accumulator unit , 2017, Quantum Inf. Process..

[19]  Himanshu Thapliyal,et al.  Quantum Circuit Design of a T-count Optimized Integer Multiplier , 2019, IEEE Transactions on Computers.

[20]  Juan Carlos Garcia-Escartin,et al.  Quantum arithmetic with the quantum Fourier transform , 2014, Quantum Information Processing.

[21]  A. A. Hatkar,et al.  ASIC Design of Reversible Multiplier Circuit , 2014, 2014 International Conference on Electronic Systems, Signal Processing and Computing Technologies.

[22]  N. Ranganathan,et al.  Reversible logic based multiplication computing unit using binary tree data structure , 2015, The Journal of Supercomputing.

[23]  Hafiz Md. Hasan Babu,et al.  An optimal design of a fault tolerant reversible multiplier , 2013, 2013 IEEE International SOC Conference.

[24]  Niraj K. Jha,et al.  QLib: Quantum module library , 2014, ACM J. Emerg. Technol. Comput. Syst..

[25]  Keivan Navi,et al.  Ultra-area-efficient reversible multiplier , 2012, Microelectron. J..

[26]  Yonglong Luo,et al.  Design of fast fault tolerant reversible signed multiplier , 2012 .

[27]  Mojtaba Valinataj,et al.  Novel parity-preserving reversible logic array multipliers , 2017, The Journal of Supercomputing.

[28]  Keivan Navi,et al.  Optimized Reversible Multiplier Circuit , 2009, J. Circuits Syst. Comput..

[29]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[30]  Mohammad Mosleh,et al.  An efficient design for reversible Wallace unsigned multiplier , 2019, Theor. Comput. Sci..

[31]  B. Parhami,et al.  Fault-Tolerant Reversible Circuits , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.

[32]  Himanshu Thapliyal,et al.  A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures , 2005, Asia-Pacific Computer Systems Architecture Conference.

[33]  V. Moshnyaga.  Design of minimum complexity reversible multiplier , 2015, TENCON 2015 - 2015 IEEE Region 10 Conference.

[34]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .