Self-timed torus network with 1-of-5 encoding

Nowadays, MPSoCs or multicore processors have been becoming the major trend of system or processor designs. Thus the design of interconnection networks becomes the most important issue of all. However, lots of different problems may arise in the network design and they should be carefully handled. It is widely known that most of these problems can be resolved easily by asynchronous circuits. But because of the difficulties of implementation, still only some real implementations of asynchronous networks. In this paper, we implemented a self-timed torus network with 1-of-5 DI encoding. The design was implemented in gate-level with Verilog HDL and synthesized with TSMC 0.13 µm technology. The simulation shows that the network can operate correctly in 63.9 MHz.

[1]  Lasse Natvig.  High-level architectural simulation of the Torus Routing Chip , 1997, Proceedings of Meeting on Verilog HDL (IVC/VIUF'97).

[2]  William J. Dally,et al.  The torus routing chip , 2005, Distributed Computing.

[3]  William John Bainbridge,et al.  MARBLE: an asynchronous on-chip macrocell bus , 2000, Microprocess. Microsystems.

[4]  Luca Benini,et al.  Networks on chips - technology and tools , 2006, The Morgan Kaufmann series in systems on silicon.

[5]  Scott Hauck,et al.  Asynchronous design methodologies: an overview , 1995, Proc. IEEE.

[6]  William John Bainbridge,et al.  Asynchronous macrocell interconnect using MARBLE , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[7]  Jens Sparsø,et al.  Principles of Asynchronous Circuit Design , 2001 .

[8]  Steven M. Nowick,et al.  An introduction to asynchronous circuit design , 1998 .

[9]  Siamak Mohammadi,et al.  AMULET3i-an asynchronous system-on-chip , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).