An Automated Hardware/Software Co-Design Flow for Partially Reconfigurable FPGAs

Partial reconfiguration (PR) enhances traditional FPGA-based reconfigurable embedded systems with benefits such as reduced resource requirements and increased functionality. Since fully realizing these PR benefits requires extensive PR design flow knowledge, as well as the target FPGA's low-level architectural details, PR has not yet gained widespread usage. To alleviate manual design-time effort, we present the design automation for partial reconfiguration (DAPR) design flow for hardware/software (HW/SW) co-designed systems. DAPR's design flow isolates low-level PR design complexities involved in analyzing PR designs with different performance parameters to make PR more amenable to designers.

[1]  Jim Tørresen,et al.  Go Ahead: A Partial Reconfiguration Framework , 2012, 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines.

[2]  Ann Gordon-Ross,et al.  VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[3]  References , 1971 .

[4]  Gregory K. Wallace,et al.  The JPEG still picture compression standard , 1992 .

[5]  Eric McDonald.  Runtime FPGA Partial Reconfiguration , 2008, 2008 IEEE Aerospace Conference.

[6]  Seda Ogrenci Memik,et al.  Placement and Floorplanning in Dynamically Reconfigurable FPGAs , 2010, TRETS.

[7]  K WallaceGregory.  The JPEG still picture compression standard , 1991 .

[8]  Sergio López-Buedo,et al.  Hardware-accelerated SSH on self-reconfigurable systems , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[9]  Kizheppatt Vipin,et al.  An Approach to a Fully Automated Partial Reconfiguration Design Flow , 2013, 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines.

[10]  Alan D. George,et al.  Design Framework for Partial Run-Time FPGA Reconfiguration , 2008, ERSA.