A Design of Performance-optimized Control-based Synchronization
暂无分享,去创建一个
[1] H. F. Jordan. A Special Purpose Architecture for Finite Element Analysis , 1978 .
[2] Janusz S. Kowalik,et al. Parallel MIMD computation : the HEP supercomputer and its applications , 1985 .
[3] Daniel Gajski,et al. CEDAR: a large scale multiprocessor , 1983, CARN.
[4] Pen-Chung Yew,et al. : Data Prefetching In Shared Memory Multiprocessors , 1987, ICPP.
[5] Alfred V. Aho,et al. Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.
[6] Janusz S. Kowalik. Use of Monitors in FORTRAN: A Tutorial on the Barrier, Self-scheduling DO-Loop, and Ask for Monitors , 1985 .
[7] Ralph Grishman,et al. The NYU Ultracomputer—designing a MIMD, shared-memory parallel machine (Extended Abstract) , 1982, ISCA 1982.
[8] E. L. Lusk,et al. Use of monitors in FORTRAN: a tutorial on the barrier, self-scheduling DO-loop, and askfor monitors , 1985 .
[9] Rajiv Gupta. The fuzzy barrier: a mechanism for high speed synchronization of processors , 1989, ASPLOS III.
[10] Kevin P. McAuliffe,et al. The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture , 1985, ICPP.
[11] Sang Lyul Min,et al. Memory hierarchy management schemes in large-scale shared memory multiprocessors , 1989 .
[12] Pen-Chung Yew,et al. The effectiveness of caches and data prefetch buffers in large-scale shared memory multiprocessors , 1987 .