Synthesis Technique for Low-Loss mm-Wave T/R Combiners for TDD Front-Ends

A time-division duplex (TDD) transmit/receive (T/R) millimeter-wave (mm-wave) front-end comprises a power amplifier (PA), a low-noise amplifier (LNA), an antenna switch, and appropriate passive matching and combining networks. In this paper, a synthesis methodology is proposed that minimizes the overall losses by combining the PA output and the LNA input matching networks together with the T/R switch into one network. The technique improves mm-wave transceiver performance in terms of PA efficiency and LNA noise figure. The proposed T/R combiner can achieve high linearity and can handle large PA output voltage swings. The architecture can be implemented in any process which provides high integration capability. A Ka-band implementation is demonstrated using 45 nm CMOS silicon-on-insulator that includes a high power, four-stack-based PA and an inductively source-degenerated cascode-based LNA. Within the front-end, the PA achieves saturated output power of 23.6 dBm with peak power added efficiency of 28%, while the LNA achieves NF of 3.2 dB. The overall chip area is 0.54 mm2, including pads.

[1]  Peter M. Asbeck,et al.  15 GHz Doherty Power Amplifier With RF Predistortion Linearizer in CMOS SOI , 2018, IEEE Transactions on Microwave Theory and Techniques.

[2]  Peter Asbeck,et al.  15 GHz 25 dBm multigate-cell stacked CMOS power amplifier with 32 % PAE and ≥ 30 dB gain for 5G applications , 2016, 2016 11th European Microwave Integrated Circuits Conference (EuMIC).

[3]  Christian Fager,et al.  Symmetrical Doherty Power Amplifier With Extended Efficiency Range , 2016, IEEE Transactions on Microwave Theory and Techniques.

[4]  Vladimir Aparin,et al.  A 28GHz Bulk-CMOS dual-polarization phased-array transceiver with 24 channels for 5G user and basestation equipment , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[5]  Gabriel M. Rebeiz,et al.  A Low-Cost Scalable 32-Element 28-GHz Phased Array Transceiver for 5G Communication Links Based on a $2\times 2$ Beamformer Flip-Chip Unit Cell , 2018, IEEE Journal of Solid-State Circuits.

[6]  Peter M. Asbeck,et al.  Multigate-Cell Stacked FET Design for Millimeter-Wave CMOS Power Amplifiers , 2016, IEEE Journal of Solid-State Circuits.

[7]  J. Buckwalter,et al.  A 2.5-dB Insertion Loss, DC-60 GHz CMOS SPDT Switch in 45-nm SOI , 2011, 2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS).

[8]  Duixian Liu,et al.  A 28-GHz 32-Element TRX Phased-Array IC With Concurrent Dual-Polarized Operation and Orthogonal Phase and Gain Control for 5G Communications , 2017, IEEE Journal of Solid-State Circuits.

[9]  J. Cressler,et al.  A 94 GHz, 1.4 dB Insertion Loss Single-Pole Double-Throw Switch Using Reverse-Saturated SiGe HBTs , 2014, IEEE Microwave and Wireless Components Letters.