Performance Implication of Multicore Cache Locking on General-Purpose Processors
暂无分享,去创建一个
[1] Wei Zhang,et al. Exploring hybrid cache locking to balance performance and time predictability , 2015, SoutheastCon 2015.
[2] Abu Asaduzzaman,et al. Impact of L1 entire locking and L2 way locking on the performance, power consumption, and predictability of multicore real-time systems , 2009, 2009 IEEE/ACS International Conference on Computer Systems and Applications.
[3] Krste Asanovic,et al. METERG: Measurement-Based End-to-End Performance Estimation Technique in QoS-Capable Multiprocessors , 2006, 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06).
[4] Frank Mueller,et al. Predictable task migration for locked caches in multi-core systems , 2011, LCTES '11.
[5] Abu Asaduzzaman,et al. Improving cache locking performance of modern embedded systems via the addition of a miss table at the L2 cache level , 2010, J. Syst. Archit..
[6] Wei Zhang,et al. Architectural time-predictability factor (ATF): a metric to evaluate time predictability of processors , 2012, SIGBED.
[7] Shunfei Chen,et al. MARSS: A full system simulator for multicore x86 CPUs , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).
[8] Tulika Mitra,et al. Exploring locking & partitioning for predictable shared caches on multi-cores , 2008, 2008 45th ACM/IEEE Design Automation Conference.