Algorithms and Architectures for use with Nanoelectronic Computers: 1

[1]  Dhiraj K. Pradhan,et al.  TRAM: A Design Methodology for High-Performance, Easily Testable, Multimegabit RAM's , 1988, IEEE Trans. Computers.

[2]  Pinaki Mazumder,et al.  Digital circuit applications of resonant tunneling devices , 1998, Proc. IEEE.

[3]  T. J. Fountain,et al.  A memory design in QCAs using the SQUARES formalism , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[4]  Adi Shamir,et al.  On Digital Signatures and Public-Key Cryptosystems. , 1977 .

[5]  M. Brust,et al.  Spontaneous ordering of bimodal ensembles of nanoscopic gold clusters , 1998, Nature.

[6]  Brad Hutchings,et al.  The flexibility of configurable computing , 1998 .

[7]  Avinash C. Kak,et al.  FuzzyShell: a large-scale expert system shell using fuzzy logic for uncertainty reasoning , 1998, IEEE Trans. Fuzzy Syst..

[8]  Paul M. B. Vitányi.  Locality, Communication, and Interconnect Length in Multicomputers , 1988, SIAM J. Comput..

[9]  Gianluca Tempesti,et al.  Embryonics: a new methodology for designing field-programmable gate arrays with self-repair and self-replicating properties , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Joachim Diederich,et al.  The truth will come to light: directions and challenges in extracting the knowledge embedded within trained artificial neural networks , 1998, IEEE Trans. Neural Networks.

[11]  Vijay K. Jain,et al.  VLSI considerations for TESH: a new hierarchical interconnection network for 3-D integration , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Israel Koren,et al.  Defect tolerance in VLSI circuits: techniques and yield analysis , 1998, Proc. IEEE.

[13]  O. Takahashi,et al.  A 1.0 GHz single-issue 64 b powerPC integer processor , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[14]  Andrew B. Kahng,et al.  Delay Analysis of VLSI Interconnections Using the Diffusion Equation Model , 1994, 31st Design Automation Conference.

[15]  B. E. Kane.  A silicon-based nuclear spin quantum computer , 1998, Nature.

[16]  Richard M. Karp,et al.  On-Line Algorithms Versus Off-Line Algorithms: How Much is it Worth to Know the Future? , 1992, IFIP Congress.

[17]  Moon Key Lee,et al.  Design of a scalable pipelined RAM system , 1998 .

[18]  Konstantin K. Likharev,et al.  Single-Electron Parametron: Reversible Computation in a Discrete-State System , 1996, Science.

[19]  Hans P. Muhlfeld,et al.  Cosmic ray soft error rates of 16-Mb DRAM memory chips , 1998, IEEE J. Solid State Circuits.

[20]  Scott Hauck,et al.  The roles of FPGAs in reprogrammable systems , 1998, Proc. IEEE.