An Innovative 6T Hybrid SRAM Cell in sub-32 nm Double-Gate MOS Technology

This paper presents a new SRAM memory cell in Double Gate MOS technology. It’s a reconfigurable 6T-4T that takes benefit of the advantages of both 6T and 4T SRAM cells. The cell improves both read stability and write-ability, without adding any transistor or external signal, compared to conventional 6T SRAM cell. The write ability is improved by a factor of 64% and the stability in read mode by a factor of 70% while slightly increasing the stability in retention mode. Thanks to its excellent stability and good insensitivity to process variations (δ/μµ 4 and 2 times lower), the proposed architecture is also a promising candidate for low voltage applications.

[1]  M. Yamaoka,et al.  Low power SRAM menu for SOC application using Yin-Yang-feedback memory cell technology , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[2]  M. Vinet,et al.  Bonded planar double-metal-gate NMOS transistors down to 10 nm , 2005, IEEE Electron Device Letters.

[3]  Edward J. Nowak,et al.  High performance double-gate device technology challenges and opportunities , 2002, Proceedings International Symposium on Quality Electronic Design.

[4]  Olivier Thomas,et al.  Sub-1V, Robust and Compact 6T SRAM cell in Double Gate MOS technology , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[5]  Bastien Giraud,et al.  A Comparative Study of 6T and 4T SRAM Cells in Double-Gate CMOS with Statistical Variation , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[6]  Amara Amara,et al.  Planar Double-Gate Transistor: From technology to circuit , 2009 .

[7]  B. Nikolic,et al.  FinFET SRAM with Enhanced Read / Write Margins , 2006, 2006 IEEE international SOI Conferencee Proceedings.

[8]  Jan M. Rabaey,et al.  Standby supply voltage minimization for deep sub-micron SRAM , 2005, Microelectron. J..