Low power test generation of digital circuits by using genetic simulated annealing for the reordering of test vectors