Signal resynchronization in VLSI systems

Abstract A simple extension to the standard nonoverlapping two phase clocking strategy, allowing a considerable clock skew between different isochronic regions is suggested. It is shown how this strategy can be further extended to other clocking strategies and to clock skews of more than half a clock period.