Genetic Algorithm Based Mapping and Routing Approach for Network on Chip Architectures

A genetic algorithm based mapping and routing approach called GAMR is proposed for low energy design of 2D mesh based Network on chip (NoC) under communication bandwidth constraint. The aim is to min- imize total communication energy consumption and max- imum link bandwidth of the NoC architecture. GAMR automatically maps IP cores of given application onto NoC architecture and generates a deterministic deadlock- free minimal routing path for each communication trace. The evaluation performed on various multimedia bench- mark applications conflrms the e-ciency of the proposed approach. Experimental results show that GAMR saves about 20% of energy consumption and 30% of link band- width requirement on average compared to the existing algorithms.

[1]  Rabindra Ku Jena,et al.  A Multi-Objective Evolutionary Algorithm Based Optimization Model for Network-on-Chip Synthesis , 2007, Fourth International Conference on Information Technology (ITNG'07).

[2]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[3]  Radu Marculescu,et al.  Energy-aware mapping for tile-based NoC architectures under performance constraints , 2003, ASP-DAC '03.

[4]  Luca Benini,et al.  NoC synthesis flow for customized domain specific multiprocessor systems-on-chip , 2005, IEEE Transactions on Parallel and Distributed Systems.

[5]  Radu Marculescu,et al.  Key research problems in NoC design: a holistic perspective , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[6]  Luca Benini,et al.  Analysis of power consumption on switch fabrics in network routers , 2002, DAC '02.

[7]  Kees G. W. Goossens,et al.  A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification , 2005, Design, Automation and Test in Europe.

[8]  Krishnan Srinivasan,et al.  ISIS: a genetic algorithm based technique for custom on-chip interconnection network synthesis , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[9]  Shashi Kumar,et al.  A two-step genetic algorithm for mapping task graphs to a network on chip architecture , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[10]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[11]  Alberto L. Sangiovanni-Vincentelli,et al.  Addressing the system-on-a-chip interconnect woes through communication-based design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[12]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[13]  K.-C. Chang,et al.  Low-power algorithm for automatic topology generation for application-specific networks on chips , 2008, IET Comput. Digit. Tech..

[14]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[15]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.