A 0.2 mu m GaAs MESFET technology for 10 Gb/s digital and analog ICs

A 0.2 mu m gate length GaAs IC technology is reported. This technology enables the fabrication of both digital and analog ICs using the same process. A 10 Gb/s decision circuit with a 130 mV sensitivity and 215 degrees phase margin, and an amplifier with a 20 dB gain and 13 GHz bandwidth were successfully fabricated using this unified process technology.<<ETX>>

[1]  Takatomo Enoki,et al.  0.3- mu m advanced SAINT FET's having asymmetric n/sup +/-layers for ultra-high-frequency GaAs MMIC's , 1988 .

[2]  H. Kikuchi,et al.  A 10Gb/s GaAs MESFET Equalizer IC Module , 1991, 1991 Symposium on VLSI Circuits.

[3]  Takeshi Ihara,et al.  8 Gbit/s GaAs logic ICs for optical fibre communication systems , 1988 .

[4]  A. Kameyama,et al.  A 5 Gb/s 4 Bit Shift Register with 0.5 μm WNx-gate GaAs MESFETs , 1988 .

[5]  K. Asai,et al.  GaAs LSI-directed MESFET's with self-aligned implantation for n+-layer technology (SAINT) , 1982, IEEE Transactions on Electron Devices.

[6]  Takatomo Enoki,et al.  Advanced GaAs SAINT FET Fabrication Technology and its Application to above 9 GHz Frequency Divider , 1985 .

[7]  M. Suzuki,et al.  10-Gbit/s GaAs MESFET IC's for ultra high-speed transmission systems , 1990, 12th Annual Symposium on Gallium Arsenide Integrated Circuit (GaAs IC).

[8]  Tomoko Mizutani,et al.  Self-align implantation for n+-layer technology (SAINT) for high-speed GaAs ICs , 1982 .

[9]  K. Yamasaki,et al.  EB-Writing n+self-aligned GaAs MESFETs for high-speed LSIs , 1982, 1982 International Electron Devices Meeting.

[10]  Shoichi Shimizu,et al.  12 Gbps GaAs 2-bit multiplexer/demultiplexer chip set for the SONET STS-192 system , 1989, 11th Annual Gallium Arsenide Integrated Circuit (GaAs IC) Symposium.

[11]  Kazuo Hagimoto,et al.  13 Gb/s D-type flip-flop IC using GaS MESFETs , 1990 .

[12]  Y. Imai,et al.  DC to 10-GHz mixer and amplifier GaAs IC's for coherent optical heterodyne receiver , 1991 .

[13]  H. Ishikawa,et al.  A self-aligned source/drain planar device for ultrahigh-speed GaAs MESFET VLSIs , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  Takatomo Enoki,et al.  11 Gbit/s multiplexer and demultiplexer using 0.15 mu m GaAs MESFETs , 1990 .

[15]  K. Tanaka,et al.  An ultra-high speed GaAs DCFL flip-flop-MCFF (memory cell type flip flop) , 1988, 10th Annual IEEE (GaAs IC) Symposium, Gallium Arsenide Integrated Circuit. Technical Digest 1988..