Design of ESD power protection with diode structures for mixed-power supply systems
暂无分享,去创建一个
Sung-Mo Kang | P. Bendix | Jaesik Lee | Yoonjong Huh | S. Kang | P. Bendix | Y. Huh | Jaesik Lee
[1] Timothy J. Maloney,et al. Novel clamp circuits for IC power supply protection , 1995 .
[2] Steven H. Voldman,et al. ESD protection in a mixed-voltage interface and multirail disconnected power grid environment in 0.50- and 0.25-/spl mu/m channel length CMOS technologies , 1995 .
[3] Sung-Mo Kang,et al. Noise-constrained design of reliable power networks for mixed-power supply systems , 2001, Proceedings of the 27th European Solid-State Circuits Conference.
[4] P. Larsson,et al. Measurements and analysis of PLL jitter caused by digital switching noise , 2001, Proceedings of the 26th European Solid-State Circuits Conference.
[5] Ibrahim N. Hajj,et al. Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Timothy J. Maloney,et al. Designing on-chip power supply coupling diodes for ESD protection and noise immunity☆ , 1994 .
[7] S. Voldman. The state of the art of electrostatic discharge protection: physics, technology, circuits, design, simulation, and scaling , 1999 .
[8] Timothy J. Maloney,et al. Basic ESD and I/O Design , 1998 .
[9] Keng L. Wong,et al. A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .