A VLSI implementation of mixed-signal mode bipolar neuron circuitry

Neuron circuits have parallel operation features. VLSI implemented neuron networks are suitable for high speed and low power consumption applications. Digital implementations have good noise immunity while analog neuron circuits have smaller size. This paper presents a mixed-signal neuron design. It uses digital input, output and weight signals while keeps analog internal operation. Thus, this circuit has both good noise immunity and small size features. Clock signal is used to synchronize the neuron circuit operation. Simulation shows it has sigmoid activation function. This circuit is suitable for being used if feed-forward type neural networks.

[1]  R. M. Goodman,et al.  Analog VLSI neural network with digital perturbative learning , 2002 .

[2]  Okyay Kaynak,et al.  VLSI Implementation of Neural Networks , 2000, Int. J. Neural Syst..

[3]  Tim Schönauer,et al.  NeuroPipe-Chip: A digital neuro-processor for spiking neural networks , 2002, IEEE Trans. Neural Networks.

[4]  Bogdan M. Wilamowski,et al.  Analog implementation of pulse-coupled neural networks , 1999, IEEE Trans. Neural Networks.

[5]  Bo Liu,et al.  A CMOS neuron for VLSI circuit implementation of pulsed neural networks , 2002, IEEE 2002 28th Annual Conference of the Industrial Electronics Society. IECON 02.

[6]  Bingxue Shi,et al.  Circuit realization of a programmable neuron transfer function and its derivative , 2000, Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks. IJCNN 2000. Neural Computing: New Challenges and Perspectives for the New Millennium.

[7]  Jin Liu,et al.  A CMOS feedforward neural-network chip with on-chip parallel learning for oscillation cancellation , 2002, IEEE Trans. Neural Networks.