Live demonstration: Gaussian pyramid extraction with a CMOS vision sensor

This live demonstration is related to ISCAS track “Imagers and Vision Processing”. It showcases the Gaussian pyramid with a CMOS vision sensor with a 176 × 120 pixel array in standard 0.18 μm CMOS technology. The sensing elements are 3T-APS with in-pixel ADC and CDS. The Gaussian pyramid is extracted concurrently with a double-Euler switched-capacitor network on the same substrate, giving RMSE errors below 1.2% of FSO. The chip provides a Gaussian pyramid of 3 octaves with 6 scales each with an energy cost of 26.5 nJ/px at 2.64 Mpx/s.

[1]  Ángel Rodríguez-Vázquez,et al.  A 176×120 pixel CMOS vision chip for Gaussian filtering with massivelly Parallel CDS and A/D-conversion , 2013, 2013 European Conference on Circuit Theory and Design (ECCTD).

[2]  David G. Lowe,et al.  Distinctive Image Features from Scale-Invariant Keypoints , 2004, International Journal of Computer Vision.

[3]  Masahiko Yoshimoto,et al.  Fast and Low-Memory-Bandwidth Architecture of SIFT Descriptor Generation with Scalability on Speed and Accuracy for VGA Video , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[4]  Ángel Rodríguez-Vázquez,et al.  Switched-capacitor networks for scale-space generation , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[5]  Tobias Höllerer,et al.  Evaluation of Interest Point Detectors and Feature Descriptors for Visual Tracking , 2011, International Journal of Computer Vision.

[6]  Ricardo Carmona-Galán,et al.  FLIP-Q: A QCIF Resolution Focal-Plane Array for Low-Power Image Processing , 2011, IEEE Journal of Solid-State Circuits.

[7]  Victor M. Brea,et al.  CMOS-3D Smart Imager Architectures for Feature Detection , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.