A low impedance receiver for power efficient current mode signalling across on-chip global interconnects

Abstract In this work we propose a low impedance receiver for on-chip high speed current-mode signalling over global interconnect. The receiver provides a very low input impedance even with a low quiescent power. The low input impedance helps to get high link bandwidth without any passive terminator. Moreover, the receiver has high transimpedance gain over a large bandwidth. This facilitates in reducing the signalling current by 6.7 times compared to a passive termination. A test chip has been fabricated in 0.18 μm CMOS process to test the topology with a prototype global interconnect having a length of 10 mm. Power consumption of the transceiver for a data rate of 2.5 Gbps data is 2 mW. This gives an energy efficiency of 0.8 pJ/b.

[1]  S. Wong,et al.  Near speed-of-light signaling over on-chip electrical interconnects , 2003 .

[2]  K.L. Shepard,et al.  Distributed Loss-Compensation Techniques for Energy-Efficient Low-Latency On-Chip Communication , 2007, IEEE Journal of Solid-State Circuits.

[3]  Wayne P. Burleson,et al.  Current-Sensing and Repeater Hybrid Circuit Technique for On-Chip Interconnects , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  William J. Dally,et al.  Research Challenges for On-Chip Interconnection Networks , 2007, IEEE Micro.

[5]  Justin Schauer,et al.  High Speed and Low Energy Capacitively Driven On-Chip Wires , 2008, IEEE J. Solid State Circuits.

[6]  Eisse Mensink,et al.  Optimal Positions of Twists in Global On-Chip Differential Interconnects , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Pradip Mandal,et al.  A new current-mode receiver for high-speed electrical/optical link , 2011 .

[8]  SeongHwan Cho,et al.  A 2.5-Gb/s On-Chip Interconnect Transceiver With Crosstalk and ISI Equalizer in 130 nm CMOS , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  R. Cavin,et al.  A 16 Gb/s adaptive bandwidth on-chip bus based on hybrid current/voltage mode signaling , 2006, IEEE Journal of Solid-State Circuits.

[10]  Michael P. Flynn,et al.  A 22Gb/s, 10mm on-chip serial link over lossy transmission line with resistive termination , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[11]  Pradip Mandal,et al.  Current-mode full-duplex (CMFD) signaling for high-speed chip-to-chip interconnect , 2011, Microelectron. J..

[12]  Eisse Mensink,et al.  Power Efficient Gigabit Communication Over Capacitively Driven RC-Limited On-Chip Interconnects , 2010, IEEE Journal of Solid-State Circuits.

[13]  K. Masu,et al.  4 Gbps On-Chip Interconnection using Differential Transmission Line , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[14]  B. Nauta,et al.  A 3-Gb/s/ch transceiver for 10-mm uninterrupted RC-limited global on-chip interconnects , 2006, IEEE Journal of Solid-State Circuits.

[15]  Michael P. Flynn,et al.  A 9-Gbit/s Serial Transceiver for On-Chip Global Signaling Over Lossy Transmission Lines , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Michael P. Flynn,et al.  Global signaling over lossy transmission lines , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[17]  Vladimir Stojanovic,et al.  An Energy-Efficient Equalized Transceiver for RC-Dominant Channels , 2010, IEEE Journal of Solid-State Circuits.