Influence of Channel and Gate Engineering on the Analog and RF Performance of DG MOSFETs

The design of analog and RF circuits in CMOS technology has become increasingly more difficult as device modeling faces new challenges in the deep-submicrometer regime and emerging circuit applications. In this paper, we investigate the influence of both channel and gate engineering on the analog and RF performances of double-gate (DG) MOSFETs for system-on-chip applications. The gate engineering technique used here is the dual-metal gate technology, and the channel engineering technique is the conventional halo doping process. For analog applications, importance is given to the subthreshold regime as CMOS circuits operated in this regime are very much attractive for ultralow-power high-gain performances. Gate- and channel-engineered devices show an increase of gain by 45% and 35%, respectively, compared with the single-metal DG MOSFET. The gate-engineered device shows an improvement of 21.6% and 20% in the case of fT and fMAX values, whereas the channel-engineered device exhibits a reduction of fT by 2.7% with nearly equal fMAX.

[1]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[2]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs , 2004 .

[3]  J. Woo,et al.  A novel split-gate MOSFET design realized by a fully silicided gate process for the improvement of transconductance and output resistance , 2005, IEEE Electron Device Letters.

[4]  Denis Flandre,et al.  Analog circuit design using graded-channel silicon-on-insulator nMOSFETs , 2002 .

[5]  T. Fjeldly,et al.  Device Modeling for Analog and RF CMOS Circuit Design , 2003 .

[6]  Abhinav Kranti,et al.  Laterally asymmetric channel engineering in fully depleted double gate SOI MOSFETs for high performance analog applications , 2004 .

[7]  J. Woo,et al.  A device design methodology for sub-100-nm SOC applications using bulk and SOI MOSFETs , 2004, IEEE Transactions on Electron Devices.

[8]  Ken K. Chin,et al.  Dual-material gate (DMG) field effect transistor , 1999 .

[9]  Yuan Taur,et al.  An analytic potential model for symmetric and asymmetric DG MOSFETs , 2006 .

[10]  Xing Zhou,et al.  Exploring the novel characteristics of hetero-material gate field-effect transistors (HMGFETs) with gate-material engineering , 2000 .

[11]  M.J. Kumar,et al.  Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET , 2004, IEEE Transactions on Electron Devices.

[12]  L. Selmi,et al.  Low field mobility of ultra-thin SOI N- and P-MOSFETs: Measurements and implications on the performance of ultra-short MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[13]  S. Chakraborty,et al.  Impact of Halo Doping on the Subthreshold Performance of Deep-Submicrometer CMOS Devices and Circuits for Ultralow Power Analog/Mixed-Signal Applications , 2007, IEEE Transactions on Electron Devices.

[14]  Yasuhisa Omura,et al.  Off-leakage and drive current characteristics of sub-100-nm SOI MOSFETs and impact of quantum tunnel current , 2002 .

[15]  Denis Flandre,et al.  Influence of device engineering on the analog and RF performances of SOI MOSFETs , 2003 .

[16]  Abhinav Kranti,et al.  Analysis of static and dynamic performance of short-channel double-gate silicon-on-insulator metal-oxide-semiconductor field-effect transistors for improved cutoff frequency , 2005 .

[17]  Krishna C. Saraswat,et al.  Optimization of extrinsic source/drain resistance in ultrathin body double-gate FETs , 2003 .

[18]  F. Balestra,et al.  Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance , 1987, IEEE Electron Device Letters.

[19]  P.W.H. de Vreede,et al.  RF-CMOS Performance Trends , 2000, 30th European Solid-State Device Research Conference.

[20]  S. Chakraborty,et al.  Subthreshold Performance of Dual-Material Gate CMOS Devices and Circuits for Ultralow Power Analog/Mixed-Signal Applications , 2008, IEEE Transactions on Electron Devices.

[21]  Mamidala Jagadesh Kumar,et al.  Investigation of the novel attributes of a single-halo double gate SOI MOSFET: 2D simulation study , 2004, Microelectron. J..

[22]  J. Fellrath,et al.  CMOS analog integrated circuits based on weak inversion operations , 1977 .

[23]  Ru Huang,et al.  Design optimization of structural parameters in double gate MOSFETs for RF applications , 2008 .

[24]  E. Morifuji,et al.  High-frequency AC characteristics of 1.5 nm gate oxide MOSFETs , 1996, International Electron Devices Meeting. Technical Digest.