A regular interconnection scheme for efficient mapping of DSP kernels into reconfigurable hardware

This paper presents a design technique for coarse grained reconfigurable cores targeting mostly DSP applications. The proposed technique inlines flexibility into custom Carry-Save-Arithmetic (CSA) datapaths exploiting a stable and canonical interconnection scheme. The canonical interconnection is revealed by a uniformity transformation imposed on the basic architectures of CSA multipliers and CSA chain-adders/subtracters. The design flow for the implementation of the core is analyzed in detail, and the advanced mapping opportunities are presented. The paper concludes with the experimental results showing that our architecture performs an average latency reduction of 32.63%, compared with datapaths of primitive computational resources, with sufficient hardware utilization.

[1]  Scott Hauck,et al.  The Chimaera reconfigurable functional unit , 1997, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Fadi J. Kurdahi,et al.  Design and Implementation of the MorphoSys Reconfigurable Computing Processor , 2000, J. VLSI Signal Process..

[3]  Scott Hauck,et al.  Reconfigurable computing: a survey of systems and software , 2002, CSUR.

[4]  Michael A. Schuette,et al.  Morphable Multipliers , 2002, FPL.

[5]  Majid Sarrafzadeh,et al.  Instruction generation for hybrid reconfigurable systems , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[6]  Sebastian Wallner.  A configurable system-on-chip architecture for embedded and real-time applications: concepts, design and realization , 2005, J. Syst. Archit..

[7]  Nikil D. Dutt,et al.  Using global code motions to improve the quality of results for high-level synthesis , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  T. Arslan,et al.  An AMBA AHB-based reconfigurable SoC architecture using multiplicity of dedicated flyby DMA blocks , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[9]  Earl E. Swartzlander,et al.  Computer Arithmetic , 1980 .

[10]  Spyros Tragoudas,et al.  A high-performance data path for synthesizing DSP kernels , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[12]  Reiner W. Hartenstein,et al.  A decade of reconfigurable computing: a visionary retrospective , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[13]  Majid Sarrafzadeh,et al.  A scheduling algorithm for optimization and early planning in high-level synthesis , 2005, TODE.

[14]  Kaushik Roy,et al.  Synthesis of application-specific highly efficient multi-mode cores for embedded systems , 2005, TECS.